1,987,580open jobs
117,624companies
247,118added this week
Browse all
Salary
≈ $164k – $305k per year (Estimated)
Location
In office (San Jose)
Seniority
Principal · 15+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 26, 2026. First seen by Alion on Aug 14, 2026. TYLsemi scores A on the Alion truth index.

Overview
Company
Impact
Profile match
TYLsemi is a chiplet-first semiconductor company that develops production-ready chiplets and infrastructure IP for connectivity, power delivery and interconnect in AI and high-performance computing systems, with corporate headquarters in San Jose, California. Founded by chief executive Mohit Gupta, a former executive vice president at Alphawave Semi, it has raised 43 million dollars in an early-stage funding round and has its largest engineering team in Bengaluru. It hires SoC RTL design, design verification, physical design and timing engineers, SERDES firmware and applications engineers, DFT, CAD and post-silicon validation specialists and technical program managers.

About TYLsemi, Inc.

The Opportunity

The AI infrastructure market is exploding. Every hyperscaler, every cloud provider, every AI company is building custom silicon. But they all face the same problem: how do you connect hundreds of chips, deliver clean power at scale, and move terabits of data without melting the package?

That's what we solve. TYLsemi builds the chiplet infrastructure IP - the IO, power delivery, and interconnect building blocks - that makes AI/HPC systems actually work at scale.

This isn't a nice-to-have. It's the critical path.

Why Now

The Market Window

The semiconductor industry is going through its biggest architectural shift in 40 years:

  • Moore's Law is dead. 2nm and beyond delivers marginal performance gains. The future is chiplets, not monolithic dies.
  • Custom silicon is now mainstream. Google, Microsoft, Amazon, Meta, OpenAI - they're all designing their own ASICs. The $50B custom silicon market is growing 30% annually.
  • IO and power are the bottleneck. Solve hard problems and provide something which is a category in itself.
  • Translation: We're entering the market at exactly the moment when every major AI/HPC player needs what we're building, and their alternatives are disappearing.

Culture & Team: How We Work

No Politics, No Bureaucracy

There are no layers, no approval chains, no corporate theater.

  • If you have an idea, we test it. If it works, we ship it.
  • No endless meetings, no PowerPoint presentations to convince middle management.

Remote-Friendly, Global Team

  • US team: Bay Area preferred, but we hire the best people regardless of location
  • India team: Building a world-class design center in Bangalore

Move Fast, Ship Real Products

We're not a research project. We have paying customers, committed capital, and aggressive timelines.

This is a company, not a lifestyle business. We're building to win.

What We Value

  • Ownership mindset. You're not here to execute someone else's roadmap. You're here to define it.
  • Bias for action. We move fast. Analysis paralysis doesn't fly here.
  • Deep technical expertise. This is hard engineering. We need people who've shipped real silicon and debugged real hardware.
  • Low ego, high standards. We don't care about titles or politics. We care about results.

The Ask

If you're reading this, you're probably comfortable. You have a good job at a stable company with all the benefits.

We're asking you to walk away from that and bet on us.

Here's why you should:

  • The market is real. AI infrastructure spending is $200B+ annually and growing 40% YoY. Every hyperscaler needs what we're building.
  • The team has done this before. We've built and exited semiconductor companies at scale. This isn't our first rodeo.
  • The traction is de-risked. We have LOIs, strategic investors, and a clear path to revenue.
  • The work is consequential. You're not optimizing someone's ad click-through rate. You're building the silicon infrastructure that powers AI.

This is the bet. Join us and build something that matters.

Or stay comfortable. No judgment.

But if you're the kind of person who wants to take the shot, we'd love to talk.

READY TO JOIN?

Role Overview

TYLsemiis developingpurpose-built connectivity chiplet for HPC/rack-scale AI systems. We are seeking a Principal Engineer Ethernet Scale-up tolead the architecture and design of next-generationEthernet Scale-Up Networking (ESUN) solution. This is a high-impact technical role.

What You'll Do

  • Define architecture for Ethernet-based AI scale-upinterconnects andaccelerator fabrics.
  • Lead development of high-performanceEthernet Subsystemmicroarchitectures including RDMA, packet processing,network offload,traffic management, congestion control, and reliability mechanisms.
  • Drive execution from architecture through RTL, verification, physical design, silicon bring-up, and production.
  • Optimizeperformance, latency, scalability, power, and reliability for demanding AI and HPC workloads.
  • Collaborate across hardware, firmware, software, and system teams to deliver industry-leading AI networking solutions.
  • Serve as a company-wide technical leader, influencing product strategy, roadmap, and architectural direction.

What We're Looking For

  • 15+ years of ASIC/SoC architecture and design experience.
  • Proventrack recorddelivering networking, NIC, switch, DPU, accelerator interconnect, or high-speed connectivity silicon.
  • DeepexpertiseinSystemVerilog/RTL design and high-performancedatapatharchitecture.
  • Strong knowledge of Ethernet, RDMA, traffic management, congestion control, and scalable fabric architectures.
  • Experience across the full ASIC lifecycle, from architecture toproductionsilicon.

Good to Have

  • Ultra Ethernet,UALink, RoCEv2, InfiniBand
  • PCIe Gen6/Gen7, UCIe, CXL
  • AI/HPC interconnects and collective communication acceleration
  • 400G/800G/1.6T Ethernet systems
  • High-speed SerDes and advanced networking architectures

Success in This Role Looks Like

  • Ethernet Scale-Up Networking architecture is defined and validated for next-gen HPC/rack-scale AI systems, with clear technical direction across accelerator fabrics.
  • High-performance Ethernet subsystem microarchitecture (RDMA, packet processing, offload, traffic management, congestion control) is delivered on schedule and meets production-quality reliability bars.
  • Programs move cleanly from architecture through RTL, verification, physical design, and silicon bring-up with minimal rework.
  • Performance, latency, power, and reliability targets are met or exceeded for demanding AI/HPC workloads.
  • Cross-functional teams (hardware, firmware, software, systems) are aligned and unblocked, with this role recognized as a trusted technical authority shaping product strategy and roadmap.

Compensation:

The compensation range shown below represents total target cash compensation and includes both base salary and target bonus. Actual compensation will vary based on factors such as experience, skills, qualifications, job level, and work location.

In addition to cash compensation, this position is eligible for equity in the form of stock options, giving you the opportunity to share in the Company’s long-term growth and success.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,987,580 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
≈ $136k – $252k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Waller
C
C
Embedded C
DevOps
Bitbucket
GitHub
GitLab
Apply
≈ $171k – $317k per year (Estimated) • Equity • In office • 15+ years exp • Bachelor's Degree • San Diego
AI/ML
BERT
QA
Rest-Assured
MedTech
Verification & Validation
Apply
$130k – $248k per year • In office • Nationals only • Full-Time • 5+ years exp • Bachelor's Degree • Evendale
Analytics
Microsoft Excel
Apply
$121k – $224k per year • Hybrid • Top Secret • 5+ years exp • Bachelor's Degree • Grand Prairie
MATLAB
AI/ML
Machine Learning
Defense
MIL-STD-461
Apply
$144k – $230k per year • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • San Jose
Python
Perl
AI/ML
Machine Learning
Chips/EDA
Siemens Calibre
Cadence Pegasus
Apply
In office • Shanghai
DevOps
HPC
Apply
≈ $11k – $25k per year (Estimated) • In office • 2+ years exp • George Town
AI/ML
AI Agents
DevOps
HPC
MedTech
CAPA
Apply
$68k – $85k per year • Hybrid • Full-Time • 4+ years exp • Associate's Degree • Boulder
DevOps
SLURM
HPC
Linux
Apply
≈ $40k – $88k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Master's Degree • Diegem
Python
Bash
DevOps
Git
HPC
Linux
Design
SolidWorks
SpaceTech
CATIA
ANSYS
STAR-CCM+
OpenFOAM
Apply
up to $38k per year • In office • Full-Time • Bridgwater
DevOps
HPC
Apply
≈ $141k – $310k per year (Estimated) • Equity • Remote (United States) • Full-Time • 10+ years exp • Bachelor's Degree
SystemVerilog
AI/ML
OpenAI
DevOps
HPC
Chips/EDA
UVM
Apply
≈ $134k – $247k per year (Estimated) • Equity • In office • Full-Time • PhD • San Jose
Python
Rust
C++
C++
Doxygen
AI/ML
OpenAI
DevOps
CI/CD
Git
GitHub
HPC
Apply
≈ $161k – $296k per year (Estimated) • Equity • In office • Full-Time • 15+ years exp • San Jose
AI/ML
OpenAI
DevOps
HPC
Apply
≈ $161k – $296k per year (Estimated) • In office • Full-Time • 15+ years exp • San Jose
AI/ML
OpenAI
DevOps
HPC
Apply
≈ $164k – $305k per year (Estimated) • Equity • In office • Full-Time • 10+ years exp • San Jose
Python
Verilog
C++
SystemVerilog
AI/ML
OpenAI
DevOps
CI/CD
HPC
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Cadence Protium
Apply
≈ $197k – $363k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • San Jose
DevOps
RTOS
Apply
≈ $135k – $249k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • San Jose
C++
DevOps
RTOS
Git
Gerrit
Apply
≈ $152k – $270k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • San Jose
C++
Apply
≈ $126k – $248k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • San Jose
Rust
C++
Apply
$56k – $116k per year • Equity • In office • 3+ years exp • Bachelor's Degree • San Jose
Apply
See all jobs
This is one of many
1,987,580 more open roles from verified company boards, updated every day.