2,244,512open jobs
144,379companies
255,788added this week
Browse all
Salary
≈ $53k – $127k per year (Estimated)
Location
In office (Karlsruhe)
Seniority
Junior · 2+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 12, 2026. First seen by Alion on Aug 24, 2026.

Overview
Company
Impact
Profile match
Ubitium is developing the universal RISC-V microprocessor. Solving computing’s complexity problem.. Are you interested to learn more?

At Ubitium, we believe the best engineering happens when people with different perspectives tackle hard problems together. We welcome applicants from all backgrounds and experiences. What matters most is curiosity, skill, and the drive to build technology that improves the world. If that resonates with you, we’d love to hear from you. Our team members come from some of the best universities in the world and left some of the largest tech companies to build something truly remarkable.

Tasks

Focus areas include but are not limited to: synthesis, STA, timing closure, place & route and/or sign-off. Prospective team members require strong Verilog/SystemVerilog; STA expertise; SDC; synthesis/STA tools preferred.

Requirements

Master’s degree (or equivalent) and 2+ years of hands-on experience in a relevant role. Relocation required. Currently 4 days on-site, 1 day remote. Policy may change.

Benefits

  • Competitive salary plus stock options
  • 30+ days of paid vacation
  • Relocation support
  • Full German social security and universal healthcare
  • A modern office
  • Free snacks, coffee, and drinks
  • Work with people who actually know their stuff - computer architects, hardware nerds, and engineers who love tough problems.
  • A culture where new ideas matter, but so does respect and collaboration.
  • Space to grow: pick up new skills, dig into areas that interest you, and shape your own path.
  • Get hands-on with real implementations of AI and signal processing - not just slides or buzzwords.
  • An inclusive team where different perspectives are valued and everyone contributes.

We are constantly looking for talent. We recruit through multiple channels - friends & colleagues, universities and professors we know, recruiters, conventions, e-mails and LinkedIn. Join us today.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,244,512 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Remote, many countries
Similar stack
Same company
Karlsruhe
In office · Full-Time · Hamburg
C++
DevOps
Linux
Management
Scrum
UML
Apply
In office · Full-Time · Germany
C#
C++
Apply
In office · Taufkirchen
C#
C++
C#
.NET
DevOps
Linux
Management
Scrum
UML
SpaceTech
IBM DOORS
Apply
In office · Full-Time · Bachelor's Degree · Holzkirchen
DevOps
Amazon S3
Management
Agile
Apply
In office · Master's Degree · Freising
Python
Verilog
Ruby
SystemVerilog
Perl
Chips/EDA
UVM
Cadence vManager
Apply
Equity · Remote (EU) · Full-Time
Python
AI/ML
InfiniBand
DevOps
Ansible
SaltStack
Configuration Management
HPC
Apply
Lead RTL Engineer 20 days ago
≈ $28k – $65k per year (Estimated) · In office · 12+ years exp · Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $19k – $53k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Moscow
Verilog
C++
VHDL
Apply
≈ $40k – $77k per year (Estimated) · In office · 15+ years exp · Bengaluru
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
UVM
Xilinx Vivado
Cadence Sigrity
PetaLinux
HyperLynx
SpaceTech
ECSS
Apply
Lead RTL Engineer 20 days ago
≈ $31k – $70k per year (Estimated) · In office · 7+ years exp · Bengaluru
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
ASIC Engineer 20 days ago
≈ $17k – $44k per year (Estimated) · In office · 5+ years exp · Hyderabad
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
Verification Engineer 3 months ago
≈ $50k – $121k per year (Estimated) · Equity · In office · Full-Time · 2+ years exp · Master's Degree · Karlsruhe
Python
SystemVerilog
DevOps
Git
Chips/EDA
Cocotb
Formal Verification
Apply
≈ $68k – $120k per year (Estimated) · Equity · In office · Full-Time · 10+ years exp · Karlsruhe
Python
Verilog
C++
C++
LLVM
STL
AI/ML
OpenCL
CUDA
DevOps
QEMU
Linux
Chips/EDA
Verilator
Apply
In office · Full-Time · Karlsruhe
Apply
≈ $68k – $146k per year (Estimated) · Equity · Remote (Germany) · Contractor · 5+ years exp · Berlin · Dortmund · Frankfurt am Main · Göttingen · Karlsruhe
Kotlin
TypeScript
DevOps
CI/CD
Cybersecurity
GDPR
HIPAA
Analytics
ETL/ELT
Apply
Hybrid · Internship · Karlsruhe
Analytics
Power BI
Apply
In office · 3+ years exp · Karlsruhe
Apply
See all jobs
This is one of many
2,244,512 more open roles from verified company boards, updated every day.