Synthesis Engineer

Ubitium • Relocation: Yes • Equity • Master's Degree • Verilog • SystemVerilog • 1 month ago
Apply now
Similar jobs
823,339open jobs
52,936companies
134,762added this week
Browse all
Salary
≈ $50k – $117k per year (Estimated)
Location
In office (Karlsruhe)
Seniority
Junior · 2+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 26, 2026. First seen by Alion on Aug 24, 2026.

Overview
Company
Impact
Profile match

Ubitium

Ubitium is developing the universal RISC-V microprocessor. Solving computing’s complexity problem.. Are you interested to learn more?
ubitium.com • HQ: Rülzheim, Germany • 51-200 employees • Est. 1998
Tech stack of Ubitium

At Ubitium, we believe the best engineering happens when people with different perspectives tackle hard problems together. We welcome applicants from all backgrounds and experiences. What matters most is curiosity, skill, and the drive to build technology that improves the world. If that resonates with you, we’d love to hear from you. Our team members come from some of the best universities in the world and left some of the largest tech companies to build something truly remarkable.

Tasks

Focus areas include but are not limited to: synthesis, STA, timing closure, place & route and/or sign-off. Prospective team members require strong Verilog/SystemVerilog; STA expertise; SDC; synthesis/STA tools preferred.

Requirements

Master’s degree (or equivalent) and 2+ years of hands-on experience in a relevant role. Relocation required. Currently 4 days on-site, 1 day remote. Policy may change.

Benefits

  • Competitive salary plus stock options
  • 30+ days of paid vacation
  • Relocation support
  • Full German social security and universal healthcare
  • A modern office
  • Free snacks, coffee, and drinks
  • Work with people who actually know their stuff - computer architects, hardware nerds, and engineers who love tough problems.
  • A culture where new ideas matter, but so does respect and collaboration.
  • Space to grow: pick up new skills, dig into areas that interest you, and shape your own path.
  • Get hands-on with real implementations of AI and signal processing - not just slides or buzzwords.
  • An inclusive team where different perspectives are valued and everyone contributes.

We are constantly looking for talent. We recruit through multiple channels - friends & colleagues, universities and professors we know, recruiters, conventions, e-mails and LinkedIn. Join us today.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
823,339 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Karlsruhe
≈ $62k – $135k per year (Estimated) • Hybrid • 3+ years exp • Bachelor's Degree • Ilmenau
Python
Management
UML
Apply
Verification Engineer 1 month ago
≈ $49k – $115k per year (Estimated) • Equity • In office • Full-Time • 2+ years exp • Master's Degree • Karlsruhe
Python
SystemVerilog
DevOps
Git
Chips/EDA
Cocotb
Formal Verification
Apply
≈ $50k – $117k per year (Estimated) • Equity • In office • Full-Time • 2+ years exp • Master's Degree • Karlsruhe
Verilog
SystemVerilog
Apply
≈ $65k – $169k per year (Estimated) • In office • Bachelor's Degree • Munich
Python
Verilog
C++
SystemVerilog
Perl
Apply
≈ $77k – $167k per year (Estimated) • In office • 3+ years exp • Munich
Python
SystemVerilog
VHDL
DevOps
CI/CD
Git
Chips/EDA
UVM
Formal Verification
Management
Jira
Agile
Apply
≈ $55k – $142k per year (Estimated) • In office • Full-Time • PhD • Seongnam
Verilog
SystemVerilog
Chips/EDA
Xilinx Vivado
Synopsys ZeBu
Siemens Veloce
OrCAD
Mentor PADS
Apply
≈ $55k – $142k per year (Estimated) • In office • Full-Time • PhD • Seongnam
Verilog
SystemVerilog
Chips/EDA
Xilinx Vivado
Formal Verification
Apply
Hybrid • 5+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
≈ $55k – $142k per year (Estimated) • In office • Full-Time • Seoul
Python
Verilog
C++
Apply
≈ $55k – $142k per year (Estimated) • In office • Full-Time • Seoul
Python
Verilog
C++
Apply
≈ $50k – $117k per year (Estimated) • Equity • In office • Full-Time • 2+ years exp • Master's Degree • Karlsruhe
Verilog
SystemVerilog
Apply
Verification Engineer 1 month ago
≈ $49k – $115k per year (Estimated) • Equity • In office • Full-Time • 2+ years exp • Master's Degree • Karlsruhe
Python
SystemVerilog
DevOps
Git
Chips/EDA
Cocotb
Formal Verification
Apply
≈ $74k – $135k per year (Estimated) • Equity • In office • Full-Time • 10+ years exp • Karlsruhe
Python
Verilog
C++
C++
LLVM
STL
AI/ML
CUDA Toolkit
AI Agents
OpenCL
CUDA
DevOps
QEMU
Linux
Chips/EDA
Verilator
Apply
≈ $34k – $55k per year (Estimated) • Hybrid • Karlsruhe
Python
Bash
DevOps
Ansible
Grafana
Linux
Management
Agile
Apply
≈ $72k – $134k per year (Estimated) • In office • Karlsruhe
Python
SQL
Databases
Oracle
Analytics
Oracle Data Integrator
Data Vault
Apply
≈ $86k – $168k per year (Estimated) • Hybrid • Full-Time • Karlsruhe
Apply
≈ $73k – $156k per year (Estimated) • Remote (Germany) • Full-Time • Karlsruhe
Apply
≈ $71k – $126k per year (Estimated) • In office • Full-Time • 7+ years exp • Karlsruhe
Apply
See all jobs
This is one of many
823,339 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles