1,640,210open jobs
98,655companies
252,997added this week
Browse all
Location
In office (Bengaluru, Hyderabad)
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 14, 2026. First seen by Alion on Oct 14, 2026. Weekday scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Weekday is an Indian recruitment company that sources software engineers through referrals from other engineers rather than through job advertisements or agency databases. Its model pays working engineers to vouch for former colleagues they rate, turning informal knowledge about who is genuinely good into a searchable candidate pool that companies can hire from. Based in Bengaluru and backed by Y Combinator, the platform has layered AI screening and outbound sourcing on top of that referral network, and sells to startups and technology companies hiring in the Indian market.
Backed by Y Combinator

'

: - ( - )

Experience: 3+ yrs

Location: Bengaluru, Karnataka, India, Hyderabad, Telangana, India

We are looking for a skilled Analog Circuit Design Engineer with hands-on experience in analog and mixed-signal integrated circuit design. The ideal candidate will have strong technical expertise in Phase-Locked Loops (PLL), SerDes, FinFET technologies, and physical verification processes, including Layout Versus Schematic (LVS) and Design Rule Checks (DRC).

This role involves designing, analysing, verifying, and optimising high-performance circuits for advanced semiconductor applications. You will collaborate with cross-functional engineering teams to develop robust, power-efficient, and high-speed circuit solutions while ensuring design accuracy, reliability, and compliance with technology-specific requirements.

Requirements

Key Responsibilities

  • Design, analyse, and optimise analog and mixed-signal circuits for advanced semiconductor applications.
  • Develop and verify PLL circuits, focusing on frequency generation, clocking performance, stability, and jitter characteristics.
  • Contribute to SerDes circuit design for high-speed data transmission and signal integrity.
  • Perform transistor-level circuit simulations and analyse performance across process, voltage, and temperature (PVT) variations.
  • Work with FinFET technology and understand its impact on circuit behaviour, power consumption, and performance.
  • Collaborate with layout engineers to ensure accurate implementation of circuit designs.
  • Perform and debug LVS and DRC checks, resolving schematic-to-layout mismatches and design rule violations.
  • Support post-layout simulation, parasitic analysis, and circuit performance optimisation.
  • Investigate circuit functionality, timing, noise, power, and reliability issues.
  • Participate in design reviews and collaborate with cross-functional engineering teams.
  • Maintain design documentation, simulation results, verification reports, and technical specifications.
  • Follow established semiconductor design methodologies, verification standards, and quality practices.

What Makes You a Great Fit

  • 3+ years of experience in analog or mixed-signal integrated circuit design.
  • Strong understanding of analog circuit fundamentals, transistor-level design, and semiconductor device characteristics.
  • Hands-on experience with PLL design and/or SerDes circuit development.
  • Knowledge of FinFET process technologies and advanced-node semiconductor design considerations.
  • Practical experience with LVS, DRC, and physical verification workflows.
  • Familiarity with circuit simulation tools such as Cadence Virtuoso, Spectre, or HSPICE.
  • Understanding of PVT analysis, post-layout simulation, parasitic effects, and circuit optimisation.
  • Strong debugging, analytical, and problem-solving skills.
  • Ability to collaborate effectively with circuit design, layout, and verification teams.
  • A Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, VLSI, or a related discipline is preferred.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,640,210 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $17k – $40k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Pune
C++
Structured Text
Apply
≈ $31k – $72k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
QA
Rest-Assured
Apply
≈ $20k – $49k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Bengaluru
QA
Rest-Assured
Apply
≈ $20k – $50k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Bengaluru
Python
Java
C++
DevOps
Git
QA
Rest-Assured
Apply
≈ $22k – $53k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
SystemC
Chips/EDA
UVM
Formal Verification
QA
Rest-Assured
Apply
$157k – $160k per year • In office • 1+ year exp • Master's Degree • Santa Clara
Python
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Cadence Spectre
Cadence AFS
Apply
$125k – $135k per year • In office • Master's Degree • Irvine
Perl
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Cadence Spectre
Ansys Totem
Cadence AFS
Apply
≈ $159k – $288k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Boise
Python
MATLAB
AI/ML
Agentic Workflows
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Apply
$157k – $160k per year • In office • Master's Degree • Santa Clara
MATLAB
Chips/EDA
Cadence Virtuoso
Cadence AFS
Apply
$157k – $160k per year • In office • Master's Degree • Santa Clara
Python
Verilog
Perl
Chips/EDA
Cadence Virtuoso
Siemens ModelSim
Cadence AFS
Apply
Remote (India) • Full-Time
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Reinforcement Learning
AI Agents
Post-training
Chips/EDA
Verilator
OpenROAD Project
UVM
Xilinx Vivado
Yosys
Cocotb
Apply
≈ $30k – $70k per year (Estimated) • In office • Full-Time • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$15k – $34k per year • In office • Full-Time • Hyderabad
Python
Perl
Chips/EDA
Synopsys PrimeTime
Apply
Custom/Analog Layout 1 month ago
$13k – $19k per year • In office • Full-Time • Hyderabad
Apply
In office • Full-Time • Bengaluru
C
C++
C
Valgrind
C++
CMake
Qt
DevOps
Git
Linux
TCP/IP
DNS
DHCP
Wi-Fi
Apply
≈ $26k – $64k per year (Estimated) • In office • Full-Time • Bengaluru
Python
C++
Robotics
ROS
Nav2
ROS2
Isaac Sim
Motion Planning
Apply
≈ $22k – $56k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Bengaluru
Marketing
YouTube
Apply
≈ $30k – $60k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Bengaluru
DevOps
GCP
Apply
≈ $23k – $53k per year (Estimated) • In office • 6+ years exp • Bengaluru
Python
JavaScript
Node JS
Databases
ElasticSearch
Apache Kafka
OpenSearch
Apache Solr
AI/ML
Spark
Flink
Ray
Recommender Systems
Machine Learning
DevOps
Amazon Kinesis
Analytics
ETL/ELT
QA
Postman
Apply
≈ $17k – $38k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru
ABAP
ABAP
CDS Views
Analytics
ETL/ELT
Management
Agile
Waterfall
Apply
See all jobs
This is one of many
1,640,210 more open roles from verified company boards, updated every day.