1,898,539open jobs
111,452companies
254,609added this week
Browse all
Salary
≈ $106k – $240k per year (Estimated)
Location
In office (Fort Collins)
Visa
No sponsorship (stated in the posting)

Confirmed on the employer's own hiring board on Oct 21, 2026. First seen by Alion on Sep 15, 2026.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

The Role

AMD's Core Complex Cache Hierarchy team builds the complexes that connect our compute (execution) cores - each complex combining multiple cores and their L2 caches together with a coherency fabric, optimized for the highest performance and power efficiency in the industry. Within this team, we're looking for an experienced RTL design engineer to serve as our Chip Pervasive Logic expert - owning the power management, clocking, and reset microarchitecture and RTL for these Core Complex designs. The candidate will be a key contributor to AMD's next-generation cores and Core Complexes.

The Person

The candidate has successful experience delivering aggressive goals on aggressive schedules. As a clocking and system management microarchitecture and RTL expert, it is important for the candidate to enjoy engaging with many different teams covering a breadth of technical areas. We are pushing the envelope on chip performance, power, and area, so the status quo must be challenged on every program. This environment requires creativity, innovation, and excellent verbal and written communication skills. The candidate has strong analytical thinking and problem-solving skills and enjoys using those skills to accomplish goals that many might not think possible. Our team delivers critical designs for multiple AMD products and is growing in both capability and size, so the candidate must have the ability and desire to guide and develop people.

Key Responsibilities:

  • Collaborate with Architecture, Physical Design, Verification, and Design-for-Test teams to design, document, implement, verify, and deliver high-performance Power, Clocking, Reset, and Control Fabric RTL optimized for timing, testability, manufacturability, and physical implementation.
  • Work across global IP and SoC teams to solve complex architectural interactions and drive successful product execution.
  • Improve CPU design quality, performance, power, and area through innovation, simplification of design complexity, and enhanced cross-functional technical collaboration.
  • Solve complex design and tool challenges using innovative approaches and communicate solutions through technical presentations to peers and management.
  • Guide, mentor, and develop engineers across the organization.

Preferred Experience:

  • Successful track record delivering high-performance CPU product architecture and implementation, including clocks, power management, reset, clock-domain crossing, and voltage-domain management.
  • Experience with system management, voltage management and distribution, and clock control architecture, implementation, and tapeout closure.
  • Experience with SoC development, either directly or through IP delivery, and collaboration across multidisciplinary engineering teams.
  • Strong background in Digital RTL Design, Verilog HDL, and scripting.

Academic Credentials:

  • Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or Computer Science, plus experience in RTL design and microarchitecture development for processors or complex IPs.

Location: Ft. Collins, CO

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

The Role

AMD's Core Complex Cache Hierarchy team builds the complexes that connect our compute (execution) cores - each complex combining multiple cores and their L2 caches together with a coherency fabric, optimized for the highest performance and power efficiency in the industry. Within this team, we're looking for an experienced RTL design engineer to serve as our Chip Pervasive Logic expert - owning the power management, clocking, and reset microarchitecture and RTL for these Core Complex designs. The candidate will be a key contributor to AMD's next-generation cores and Core Complexes.

The Person

The candidate has successful experience delivering aggressive goals on aggressive schedules. As a clocking and system management microarchitecture and RTL expert, it is important for the candidate to enjoy engaging with many different teams covering a breadth of technical areas. We are pushing the envelope on chip performance, power, and area, so the status quo must be challenged on every program. This environment requires creativity, innovation, and excellent verbal and written communication skills. The candidate has strong analytical thinking and problem-solving skills and enjoys using those skills to accomplish goals that many might not think possible. Our team delivers critical designs for multiple AMD products and is growing in both capability and size, so the candidate must have the ability and desire to guide and develop people.

Key Responsibilities:

  • Collaborate with Architecture, Physical Design, Verification, and Design-for-Test teams to design, document, implement, verify, and deliver high-performance Power, Clocking, Reset, and Control Fabric RTL optimized for timing, testability, manufacturability, and physical implementation.
  • Work across global IP and SoC teams to solve complex architectural interactions and drive successful product execution.
  • Improve CPU design quality, performance, power, and area through innovation, simplification of design complexity, and enhanced cross-functional technical collaboration.
  • Solve complex design and tool challenges using innovative approaches and communicate solutions through technical presentations to peers and management.
  • Guide, mentor, and develop engineers across the organization.

Preferred Experience:

  • Successful track record delivering high-performance CPU product architecture and implementation, including clocks, power management, reset, clock-domain crossing, and voltage-domain management.
  • Experience with system management, voltage management and distribution, and clock control architecture, implementation, and tapeout closure.
  • Experience with SoC development, either directly or through IP delivery, and collaboration across multidisciplinary engineering teams.
  • Strong background in Digital RTL Design, Verilog HDL, and scripting.

Academic Credentials:

  • Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or Computer Science, plus experience in RTL design and microarchitecture development for processors or complex IPs.

Location: Ft. Collins, CO

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,898,539 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Fort Collins
$113k – $169k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Irving
C++
AI/ML
TensorRT
LLM
CUDA
Edge AI
DevOps
Linux
Apply
$101k – $160k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Plymouth
Apply
$114k – $182k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • San Diego
MedTech
IEC 60601
Verification & Validation
Apply
≈ $145k – $264k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Boise
AI/ML
Machine Learning
Chips/EDA
Photolithography
EUV
Apply
$112k – $152k per year • In office • Secret • Full-Time • 5+ years exp • Bachelor's Degree • Berkeley
Apply
$164k – $204k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bellevue
Verilog
SystemVerilog
Life Sciences
Flow Cytometry
Apply
$107k – $198k per year • In office • TS/SCI • 10+ years exp • Bachelor's Degree • San Diego
Verilog
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Synplify Pro
Apply
$108k – $137k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Plantation
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
$129k – $166k per year • Equity • In office • Full-Time • 16+ years exp • Bachelor's Degree • Plantation
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
$196k – $311k per year • In office • Full-Time • 12+ years exp • PhD • Santa Clara
Verilog
SystemVerilog
Perl
Chips/EDA
Xilinx Vivado
Synopsys Verdi
Synopsys HAPS
Apply
≈ $108k – $244k per year (Estimated) • In office • Bachelor's Degree • Austin
Python
SQL
Databases
Snowflake
Databricks
AI/ML
Copilot
Claude Code
Analytics
Power BI
Apply
≈ $121k – $273k per year (Estimated) • In office • Bachelor's Degree • Austin
Python
Java
Verilog
TypeScript
Ruby
C#
SystemVerilog
Perl
AI/ML
Prompt Engineering
Function Calling
AI Agents
LLM
RAG
Agentic Workflows
Chips/EDA
Verilator
Verible
Apply
≈ $117k – $215k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Austin
Assembly
Apply
≈ $172k – $327k per year (Estimated) • In office • Bachelor's Degree • Secaucus
Apply
≈ $120k – $271k per year (Estimated) • In office • Bachelor's Degree • San Jose
Python
Verilog
Perl
DevOps
Linux
Unix
Chips/EDA
Synopsys Fusion Compiler
Apply
CPU Cache Architect 4 hours ago
≈ $148k – $269k per year (Estimated) • In office • PhD • Fort Collins
Verilog
C++
Apply
$120k – $235k per year • In office • 8+ years exp • Bachelor's Degree • Washington • Fort Collins
Python
SystemVerilog
DevOps
Azure
Git
Chips/EDA
UVM
Apply
$34k – $38k per year • In office • Internship • Bachelor's Degree • Fort Collins
Apply
Security Engineer 4 hours ago
$93k – $144k per year • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Houston • Fort Collins
DevOps
Ansible
GCP
Azure
CI/CD
AWS
VPN
Cybersecurity
Zero Trust
Threat Modeling
Management
Agile
Apply
≈ $67k – $161k per year (Estimated) • Equity • In office • Full-Time • 5+ years exp • Dallas • Nashville • Knoxville • Boca Raton • Pittsburgh
Apply
See all jobs
This is one of many
1,898,539 more open roles from verified company boards, updated every day.