2,131,729open jobs
135,080companies
241,215added this week
Browse all
Salary
$185k – $278k per year
Location
In office (Cupertino)
Seniority
Middle · 3+ years exp
Visa
H-1B filings in 12 months: 6,350 · for this role: 276 · green card filings: 37

Confirmed on the employer's own hiring board on Nov 6, 2026. First seen by Alion on Nov 5, 2026. Apple scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Apple is an American multinational technology company founded in 1976 by Steve Jobs, Steve Wozniak and Ronald Wayne, and headquartered in Cupertino, California. It designs and sells consumer hardware including the iPhone, Mac, iPad, Apple Watch, AirPods and Vision Pro, together with the operating systems and silicon that run them. A growing services division built around the App Store, iCloud, Apple Music, Apple TV+ and Apple Pay now contributes a large share of profit, making Apple one of the most valuable companies in the world.

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without. It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

Description

APPLE INC has the following available in Cupertino, California and various unanticipated locations throughout the USA. Responsible for central processing unit (CPU) development. Perform top-level physical design, integration, and physical verification of Apple CPUs. Responsible for full chip floorplan, area optimizations, block partitioning and pin placements using industry standard tools, including Encounter, ICC, and ICC2. Own chip level place and route (PnR), final CPU layout database construction and verification. Develop and validate Power Grid, including route-ability analysis. Drive custom layout integration, block and full-chip level EM/IR, bump/RDL design, electrical verification/analysis and formal verification. Work with the implementation and Computer Aided Design (CAD) teams during the entire chip design cycle to drive sign-off closure for tape-out. Work with System-on-Chip (SOC) team to meet IP technical and delivery requirements. Participate in establishing CAD and physical design methodologies to improve area and efficiency. Participate in flow development for chip integration and analysis using scripting languages TCL and Python. 40 hours/week. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 - $277,600/yr and your base pay will depend on your skills, qualifications, experience, and location.

PAY & BENEFITS: Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits: https://www.apple.com/careers/us/benefits.html.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Minimum Qualifications

Master's degree or foreign equivalent in Electrical Engineering, Computer Engineering or related field and 3 years of experience in the job offered or related occupation.

3 years of experience with each of the following skills is required:

Experience in full chip place and route, top metal layers routing utilizing the industry standard tools like Synopsys ICC or ICC2.

Utilizing TCL or Python for automation of PnR tasks, including chip layout analysis and PDV issues like DRC or LVS.

Experience in Bump or RDL design and top-level integration as part of top-level deliverables.

Experience in electrical issues involving Bump or RDL design for power delivery and chip functionality.

Utilizing Calibre for all layout verification like LVS, DRC, or Antenna, including experience in layout quality and fixes.

Utilizing device physics including device and transistor knowledge to understand design bottle necks

Experience in methodology developments and technology scaling impacts on design

Experience in planning, placement and knowledge of block level and SoC floor-plan.

Preferred Qualifications

N/A

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,131,729 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Solutions
Similar stack
Same company
Cupertino
$100k – $200k per year · In office · 3+ years exp · Palo Alto
Python
TypeScript
SQL
AI/ML
LLM
LLM Guardrails
Multi-Agent Systems
DevOps
Rest API
GCP
Azure
CI/CD
AWS
Cybersecurity
ISO 27001
SOC 2
GDPR
Apply
Remote (United States) · Full-Time · 1+ year exp · Cambridge · London · Philadelphia · Durham
Python
Go
JavaScript
TypeScript
Databases
Databricks
AI/ML
Copilot
Claude Code
Prompt Engineering
AI Agents
RAG
Agentic Workflows
Multi-Agent Systems
Machine Learning
DevOps
GCP
Azure
Apply
Remote (United States) · Full-Time · 3+ years exp · Bachelor's Degree · Cambridge · London · Philadelphia · Durham
Python
JavaScript
TypeScript
Databases
Databricks
AI/ML
Copilot
Spark
Claude Code
Model Context Protocol
Fine-tuning
Prompt Engineering
AI Agents
TensorFlow
PyTorch
RAG
OpenAI
Anthropic
Agentic Workflows
Multi-Agent Systems
Machine Learning
DevOps
GCP
Azure
Cybersecurity
GDPR
Apply
$100k – $120k per year · Hybrid · Full-Time · 8+ years exp · Bachelor's Degree · United States
DevOps
Wi-Fi
Apply
Hybrid · Nationals only · Full-Time · 8+ years exp · Bachelor's Degree · United States
DevOps
Wi-Fi
Cybersecurity
FedRAMP
Defense
CMMC
Apply
$127k – $237k per year · Equity · Hybrid · 10+ years exp · Bachelor's Degree · Hillsboro
Python
Verilog
SystemVerilog
TCL Scripting
Apply
Senior AI Engineer 1 day ago
In office · 5+ years exp · Bachelor's Degree · Boston
Python
SQL
Python
FastAPI
Boto3
Databases
Databricks
AI/ML
LangChain
Claude
AI Agents
Transfer Learning
Llama
AWS Bedrock
RAG
LLMOps
Agentic Workflows
Multi-Agent Systems
Frontend
GraphQL
DevOps
Rest API
Terraform
GitHub Actions
AWS CDK
CI/CD
AWS
Kubernetes
Amazon EKS
AWS Lambda
Amazon S3
Amazon ECS
AWS Step Functions
API Gateway
Analytics
ETL/ELT
Management
Agile
Apply
Senior QA Engineer 1 day ago
$22k – $25k per year · Remote (EAEU) · 6+ years exp · Moscow
Python
TypeScript
SQL
Databases
PostgreSQL
ClickHouse
RabbitMQ
DevOps
GitLab CI
CI/CD
Git
Docker
QA
Playwright
Postman
Apply
In office · 2+ years exp · Minsk
Python
JavaScript
TypeScript
SQL
C#
DevOps
Rest API
GCP
Azure DevOps
GitHub Actions
GitLab CI
Azure
CI/CD
Jenkins
Git
AWS
Docker
Kubernetes
Cybersecurity
Burp Suite
OWASP Top 10
OWASP ASVS
Threat Modeling
OWASP
Apply
In office · Japan
Python
TypeScript
C#
C#
.NET
Databases
MySQL
PostgreSQL
Google BigQuery
AI/ML
Copilot
Claude Code
DevOps
GCP
AWS
Docker
Ubuntu
GitHub
Apply
In office · 10+ years exp · San Francisco
Chips/EDA
Cadence Allegro
Apply
$174k – $225k per year · Equity · In office · Master's Degree · Cupertino
Python
Verilog
C++
Perl
TCL Scripting
Chips/EDA
Cadence Virtuoso
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys HSPICE
Cadence Voltus
Cadence Tempus
Ansys RedHawk
Apply
In office · 2+ years exp · Bachelor's Degree · Austin
Python
Go
Rust
TypeScript
SQL
C++
Databases
PostgreSQL
CockroachDB
Amazon Aurora
Google Cloud Spanner
AI/ML
Model Context Protocol
Function Calling
AI Agents
LLM
Agentic Workflows
DevOps
Rest API
gRPC
Splunk
Terraform
Ansible
GCP
Helm
OpenTelemetry
Kustomize
Prometheus
CI/CD
AWS
Kubernetes
Grafana
Progressive Delivery
Linux
TCP/IP
DNS
Cybersecurity
PKI
Apply
In office · 5+ years exp · Bachelor's Degree · Austin
Apply
In office · 5+ years exp · Bachelor's Degree · Cupertino
Apply
In office · 5+ years exp · Bachelor's Degree · Cupertino
Apply
In office · 6+ years exp · PhD · Cupertino
Python
Python
bandit
AI/ML
Spark
Fine-tuning
Embeddings
RLHF
Reinforcement Learning
Quantization
Prompt Engineering
Knowledge Distillation
NLP
TensorFlow
PyTorch
LLM
RAG
Hallucination
Semantic Search
Model Distillation
Machine Learning
Apply
In office · 5+ years exp · Bachelor's Degree · Cupertino
Java
Java
Spring Boot
Spring MVC
Spring Security
Spring Cloud
Hazelcast
Databases
MySQL
PostgreSQL
Redis
Cassandra
RabbitMQ
ActiveMQ
Memcached
Apache Kafka
AI/ML
Copilot
Claude
OpenAI Codex
Frontend
GraphQL
Mobile
Dependency Injection
DevOps
Rest API
gRPC
GCP
Azure
CI/CD
AWS
Kubernetes
Amazon EKS
Google GKE
Azure AKS
TCP/IP
DNS
Cybersecurity
Zero Trust
QA
Swagger
Apply
In office · 10+ years exp · Bachelor's Degree · Cupertino
Apply
In office · Cupertino
Apply
See all jobs
This is one of many
2,131,729 more open roles from verified company boards, updated every day.