665,268open jobs
38,876companies
100,271added this week
Browse all
Location
In office (Shanghai)
Seniority
Staff · 10+ years exp
Overview
Company
Impact
Profile match
Astera Labs is a fabless semiconductor company specializing in advanced connectivity solutions for artificial intelligence and cloud infrastructure. Headquartered in San Jose, California, the firm designs integrated circuits, modules, and software that eliminate data bottlenecks between processors, memory, and network devices. Through its intelligent connectivity platform, it enables hyperscalers and data center operators to build scalable, high-performance computing systems.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

At Astera Labs, we seek a motivated and experienced Tech Lead PCB Layout Engineer to work on our game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications. In this role, you will design complicated PCB layout across multiple fields including high-speed interfaces, power, high-density interconnect, etc. This position will be onsite.

Basic Qualifications

  • Strong academic/technical background in electrical engineering or similar degree; Bachelor’s is required;
  • 10+ years of experience designing top-tier complex PCB (40,000+ pins, 30+ layer count) across high-speed differential pairs, RF, high-power, high-density interconnect (HDI), etc.
  • Capable of full PCB design process from feasibility study, to DFM and Gerber release.
  • Have a proven track record with achieving layout design for signal integrity, power integrity, DFT, and DFM.
  • Cross-functional design mentality with the electrical design community to develop systems.
  • Self-starting, professional, and hands-on work ethic that can execute intense design work in a dynamic environment.
  • Proven track record solving problems independently, preferably as a tech lead.
  • Prefer previous work experience with oversee customers and proficient in speaking/written English. 

Required Experience

  • Proficient in PCB designs with PCIe Gen5/6, Ethernet 112G/224G PAM4, and DDR4/5 applications.
  • Proficient in advanced PCB technologies such as micro-vias, blind vias, any layer HDI, back-drilling, and sequential lamination, step gold finger, etc.
  • Master EDA tools including Cadence Allegro, Polar SI9000, CAM350 or similar DFM inspection tools, and AutoCAD.
  • Proficient in PCB design rules, constraint manager, checklist, etc.
  • Possess decent speaking and written English skills.
  • Familiar with PCB manufacture and PCB assembly process and capable of handling PCB/PCBA EQ. 

Your base salary will be determined based on your experience and the pay of employees in similar positions. 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
665,268 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Shanghai
$28k per year • In office • Moscow
Design
AutoCAD
Apply
$13k per year (net) • In office • Bachelor's Degree • Cheboksary
Design
SolidWorks
AutoCAD
Apply
$33k per year (net) • In office • 6+ years exp • Bachelor's Degree
Design
SolidWorks
AutoCAD
Apply
$19k per year (net) • In office • Bachelor's Degree • Moscow
Design
AutoCAD
Management
Outlook
Apply
$19k – $44k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Atyrau
Design
AutoCAD
Apply
$185k – $342k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • San Jose
Python
AI/ML
NVLink
Apply
$41k – $96k per year (Estimated) • Remote/Hybrid • 6+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
AI/ML
NVLink
DevOps
Git
Chips/EDA
Synopsys Design Compiler
Synopsys SpyGlass
Cadence Genus
Apply
Tech Lead, STA 1 day ago
In office • 6+ years exp • Bachelor's Degree • Hyderabad
Python
Perl
AI/ML
NVLink
Chips/EDA
Synopsys PrimeTime
Apply
$137k – $304k per year (Estimated) • In office • 3+ years exp • Haifa
Python
C++
AI/ML
NVLink
Apply
$185k – $230k per year • In office • 15+ years exp • Bachelor's Degree • San Jose
Python
SystemVerilog
Perl
AI/ML
NVLink
DevOps
CI/CD
Chips/EDA
Synopsys VCS
Cadence Xcelium
UVM
Formal Verification
Apply
$17k – $31k per year (Estimated) • In office • Internship • Bachelor's Degree • Shanghai
AI/ML
AI Agents
Chips/EDA
Synopsys PrimeTime
Apply
$26k – $64k per year (Estimated) • Remote/Hybrid • Full-Time • 3+ years exp • Shanghai
Python
DevOps
Terraform
Ansible
Prometheus
GitLab CI
CI/CD
Jenkins
Git
AWS
Docker
Kubernetes
Grafana
Blue-Green Deployment
Platform Engineering
Service Mesh
Configuration Management
Progressive Delivery
Incident Management
Apply
$21k – $45k per year (Estimated) • In office • Full-Time • 4+ years exp • Associate's Degree • Hefei • Dalian • Shanghai
Analytics
Microsoft Excel
Apply
$30k – $66k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Shanghai
Apply
$25k – $55k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Shanghai
Apply
See all jobs
This is one of many
665,268 more open roles from verified company boards, updated every day.