2,075,271open jobs
123,129companies
251,656added this week
Browse all
Salary
≈ $158k – $292k per year (Estimated)
Location
In office (San Jose, 12pm - 9pm)
Seniority
Staff · 8+ years exp
Visa
H-1B filings in 12 months: 77 · for this role: 54 · green card filings: 7

Confirmed on the employer's own hiring board on Oct 31, 2026. First seen by Alion on Aug 19, 2026. Astera Labs scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Astera Labs is a fabless semiconductor company specializing in advanced connectivity solutions for artificial intelligence and cloud infrastructure. Headquartered in San Jose, California, the firm designs integrated circuits, modules, and software that eliminate data bottlenecks between processors, memory, and network devices. Through its intelligent connectivity platform, it enables hyperscalers and data center operators to build scalable, high-performance computing systems.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

As an Astera Labs Principal Product Application Engineer, you will need to provide technical guidance to customers to overcome design challenges, generate collateral for existing and new products, and drive innovation by providing insightful feedback to other internal teams to continuously improve products and processes.

Astera Labs is seeking a Principal Product Applications Asia Region Lead with 8+ years of experience supporting the development and design-in of semiconductor products for PCIe/CXL. Regional leads focus on development, debugging, and design-in activities related to customers in a designed geography, and help coordinate with local development teams in Astera Labs Headquarters. This role will be supporting our China region. Role is required to work approximately from 12:00 PM to 9:00 PM PST to enable real-time collaboration with stakeholders in the Asia Pacific time zone.

Basic Qualifications  

  • Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is required, Master’s is preferred. 
  • Minimum of 3 years’ experience in designing in complex SoC/silicon products with a high speed (preferably PCIe) interface. 
  • Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!    
  • Full professional proficiency in Mandarin (written and spoken) required to communicate directly with Asia region customer contacts

Required Experience  

  • Strong working knowledge of PCIe LTSSM at a physical layer level, associated standards, and debug. Most recent experience with PCIe 5.0 at a minimum, some experience with 6.0/CXL preferred. 
  • Silicon/System bring-up and debug experience in customer systems.  
  • Technical ownership of issue resolution: Driving and directing internal teams toward issue resolution. Driving communication with customers, FAEs, and sales team members
  • Firsthand experience with lab equipment such as protocol analyzers/exercisers, high-speed oscilloscopes, or BERTs.  
  • Comfort working with software/firmware associated with semiconductor products, such as: Firmware development with C-language, scripting with Python or other equivalent programming languages. 

Preferred experience  

  • Triaging complex customer reported issues which require taking into account multiple layers of conditions. For instance, silicon, firmware, hardware board design, and system environment. 
  • Experience with common data center BMC implementation, and BIOS configuration
  • Development/support for PCIe or Ethernet Switch or Retimer products. 
  • PCIe compliance testing methodology and troubleshooting. 
  • Understanding of Data Center systems like Servers, JBOGs/JBODs, Networking switches/routers/interconnects etc. 
  • Mandarin language proficiency preferred. Candidate must be able to speak Mandarin to effectively communicate with our China region customers and team members.
  • Candidate will need to be open work approximately from 12:00 PM to 9:00 PM PST to enable real-time collaboration with stakeholders in the Asia Pacific time zone

Base salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,075,271 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
≈ $134k – $247k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · Pittsburgh
SpaceTech
FMEA
Life Sciences
Design of Experiments
MedTech
Verification & Validation
Apply
$74k – $148k per year · Equity · In office · Burlington
Python
DevOps
Windows
Apply
$168k – $265k per year · In office · Full-Time · 8+ years exp · Master's Degree · Santa Clara · Austin · Hillsboro
Apply
$87k – $165k per year · In office · Secret · Full-Time · 5+ years exp · Bachelor's Degree · McKinney
MATLAB
Chips/EDA
Ansys HFSS
Keysight ADS
Design
AutoCAD
MedTech
Verification & Validation
Apply
$69k – $131k per year · In office · Secret · Full-Time · 2+ years exp · Bachelor's Degree · McKinney
MATLAB
Chips/EDA
Ansys HFSS
Keysight ADS
Design
AutoCAD
MedTech
Verification & Validation
Apply
Remote (Greece) · Part-Time · Athens
Python
JavaScript
SQL
Python
Django
Databases
PostgreSQL
DevOps
Rest API
GCP
DigitalOcean
Heroku
Azure
AWS
Apply
≈ $19k – $44k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · Pune
Python
JavaScript
TypeScript
C++
Apply
≈ $117k – $292k per year (Estimated) · In office · Full-Time · 3+ years exp · Master's Degree · Jerusalem
Python
AI/ML
Fine-tuning
Multimodal AI
Computer Vision
PyTorch
Machine Learning
Life Sciences
Immunohistochemistry
Apply
≈ $120k – $299k per year (Estimated) · In office · Full-Time · 5+ years exp · Master's Degree · Jerusalem
Python
AI/ML
Fine-tuning
JAX
Multimodal AI
PyTorch
Machine Learning
Apply
≈ $117k – $292k per year (Estimated) · In office · Full-Time · 3+ years exp · Master's Degree · Jerusalem
Python
AI/ML
PyTorch
Machine Learning
Apply
≈ $191k – $354k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · San Jose
Python
C++
AI/ML
NVLink
Apply
Firmware Engineer 11 days ago
≈ $156k – $287k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · San Jose
Python
C++
AI/ML
NVLink
DevOps
RTOS
Apply
≈ $190k – $351k per year (Estimated) · In office · 12+ years exp · Bachelor's Degree · San Jose
Python
AI/ML
NVLink
Chips/EDA
Cadence Allegro
OrCAD
Apply
$210k – $275k per year · In office · 15+ years exp · Bachelor's Degree · San Jose
AI/ML
NVLink
Apply
$185k – $230k per year · In office · 8+ years exp · Bachelor's Degree · San Jose
Python
C++
SystemVerilog
AI/ML
InfiniBand
NVLink
Chips/EDA
UVM
Apply
≈ $173k – $391k per year (Estimated) · In office · San Jose
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · San Jose
Python
AI/ML
Machine Learning
Apply
≈ $157k – $302k per year (Estimated) · In office · 3+ years exp · San Jose
Perl
Apply
$160k – $250k per year · In office · Full-Time · 8+ years exp · Bachelor's Degree · San Jose
Python
C++
SystemVerilog
MATLAB
Apply
$38k per year · In office · San Jose
Apply
See all jobs
This is one of many
2,075,271 more open roles from verified company boards, updated every day.