1,931,206open jobs
113,067companies
252,557added this week
Browse all
Salary
$110k – $176k per year
Location
In office (Chandler)
Seniority
Senior · 6+ years exp
Employment
Full-Time

First seen by Alion on Aug 11, 2026. Broadcom scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Broadcom is an American semiconductor and infrastructure software company headquartered in Palo Alto, California, whose chip lineage runs back through Avago to the Hewlett-Packard components division. It designs networking switch and routing silicon that carries a large share of data centre traffic, custom AI accelerators built for hyperscale customers, plus wireless, broadband, storage and optical components. A sequence of very large acquisitions, culminating in the sixty-nine billion dollar purchase of VMware in 2023, has made infrastructure software roughly as important as chips to the group, and it is one of the most valuable listed technology companies in the world.

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Role Overview

Broadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.

Responsibilities

  • Design of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.
  • Run simulations to validate AC/DC performance, signal integrity, jitter and power.
  • Perform transistor reliability and EMIR analysis.
  • Work closely with layout teams to oversee physical design and verification.
  • Build Verilog, Synopsys Liberty and IBIS models.
  • Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.
  • Support chip-level integration and silicon bring-up in test chips and customer products.

Technical Skills and Requirements

  • MS or PhD in Electrical Engineering.
  • 6+ years of I/O or analog circuit design experience.
  • Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation.
  • Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI.
  • Familiarity with ESD, Latch-up, EMI and Signal Integrity.
  • Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs.

Compensation and Benefits

The annual base salary range for this position is USD 109,700.00 To USD 175,500.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,931,206 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Chandler
Hardware Engineer 17 days ago
$101k – $149k per year • Equity • In office • Full-Time • 6+ years exp • Bachelor's Degree • Lewiston
Python
MATLAB
AI/ML
Transformers
Chips/EDA
LTspice
JMP
SpaceTech
ANSYS
Apply
E3 RF Engineer 29 days ago
$80k – $140k per year • Equity • In office • Secret • Full-Time • 6+ years exp • Bachelor's Degree • Dahlgren
Apply
≈ $204k – $374k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Cupertino
DevOps
RTOS
Apply
≈ $207k – $378k per year (Estimated) • In office • 7+ years exp • Master's Degree • Cupertino
Python
Java
Python
FastAPI
Asyncio
Databases
PostgreSQL
Redis
RabbitMQ
Apache Kafka
AI/ML
AI Agents
Frontend
GraphQL
DevOps
Rest API
gRPC
Terraform
GCP
Istio
Linkerd
Azure
CI/CD
ArgoCD
AWS
Kubernetes
GitHub
Apply
≈ $123k – $225k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Sunnyvale
C
C++
C
Embedded C
C++
OpenGL
Qt
Apply
Firmware Engineer II 17 days ago
≈ $20k – $46k per year (Estimated) • In office • Full-Time • Bengaluru
Python
Verilog
Perl
TCL Scripting
Apply
≈ $75k – $174k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Seongnam
Python
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Synopsys Custom Compiler
Apply
$110k – $176k per year • Equity • In office • Full-Time • 8+ years exp • Bachelor's Degree • Fort Collins • Broomfield
Verilog
SystemVerilog
VHDL
Chips/EDA
Formal Verification
Apply
IC CAD Engineer 24 days ago
$144k – $230k per year • Equity • In office • Full-Time • 10+ years exp • Master's Degree • Chandler • San Jose • Austin • San Diego • Irvine
DevOps
Unix
Chips/EDA
Synopsys HSPICE
Siemens Calibre
Synopsys StarRC
Cadence Quantus
Apply
IC Design Engineer 24 days ago
$144k – $230k per year • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Colorado Springs • San Jose
Verilog
SystemVerilog
Apply
$91k – $146k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Colorado Springs
Python
C++
DevOps
Linux
Apply
RF Hardware Engineer 1 month ago
$122k – $195k per year • Equity • In office • Full-Time • 6+ years exp • Master's Degree • San Jose
Python
MATLAB
Chips/EDA
Cadence Allegro
Apply
$158k – $237k per year • In office • Secret • Full-Time • 14+ years exp • Bachelor's Degree • Chandler
Python
MATLAB
DevOps
AWS
Chips/EDA
Cadence Pegasus
Apply
≈ $141k – $257k per year (Estimated) • Hybrid • Full-Time • 8+ years exp • Master's Degree • Chandler
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Management
Agile
Apply
≈ $139k – $263k per year (Estimated) • Hybrid • Full-Time • 12+ years exp • Master's Degree • Chandler
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Management
Agile
Apply
$108k – $162k per year • In office • Top Secret • Full-Time • 5+ years exp • Bachelor's Degree • Chandler
Python
C++
MATLAB
DevOps
HPC
Linux
Apply
Treasury Analyst 7 hours ago
≈ $61k – $117k per year (Estimated) • Hybrid • Full-Time • 2+ years exp • Fargo • Chandler • Des Moines • Minneapolis
Python
SQL
Apply
See all jobs
This is one of many
1,931,206 more open roles from verified company boards, updated every day.