Location
In office (Shanghai)
Seniority
Intern
Employment
Internship
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Responsibilities:
a) Assist in Cadence P&R tool Innovus's regression review
b) Develop and maintain system and infrastructure for high productivity and efficiency with various scripting and system development techniques.
Requirements:
- Master in EE or CS
- IC design knowledge is necessary, statistic timing analysis knowledge or physical knowledge is a strong plus
- Unix System knowledge, tclsh/cshell/perl/python and other scripting skill will be plus
- Good communication in English and Chinese, good confidence and good self-motivation.
- Commitment to work as intern at least 4 days per week for more than 6 months
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
410,350 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Shanghai
Hardware Design Engineer
4 hours ago
$107k – $199k per year • Remote/Hybrid • 5+ years exp • Hillsboro
Perl
Python
SystemVerilog
TCL Scripting
Verilog
Apply
MTS Digital Engineering
4 hours ago
$58k – $108k per year • Equity • Remote/Hybrid • 2+ years exp • Bachelor's Degree
Python
SystemVerilog
Verilog
Apply
MTS Verification Engineering
4 hours ago
Remote/Hybrid • 6+ years exp • Master's Degree • Sofia
Python
SystemVerilog
Verilog
Chips/EDA
UVM
Apply
SPE Applications/Validation Engineering
4 hours ago
$158k per year • Remote/Hybrid • 12+ years exp • Bachelor's Degree
Perl
Python
Apply
PE Verification Engineering
4 hours ago
Remote/Hybrid • 10+ years exp • Bachelor's Degree
Python
SystemVerilog
TCL Scripting
Verilog
Chips/EDA
UVM
Apply
Apply
Apply
Apply
Apply
$161k – $299k per year • Equity • In office • Full-Time • 10+ years exp • Master's Degree • San Jose
AI/ML
AI Agents
Apply
Apply
Apply
Apply
Apply
Apply
This is one of many
410,350 more open roles from verified company boards, updated every day.

