Salary
≈ $57k – $130k per year (Estimated)
Location
Hybrid (Shanghai, China)
Seniority
Principal · 5+ years exp
Employment
Full-Time
Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Jun 11, 2026. Cadence Design Systems scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
Backed by Sequoia Capital
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Key Responsibilities
- Design and develop system-level AVIP solutions for emulation/prototyping platforms (Palladium, Protium)
- Build and integrate Accelerated Verification IP environments for complex SoC and subsystem validation
- Develop end-to-end verification flows including:
- AVIP integration
- Testbench and system modeling
- Bare-metal / driver-level validation
- Architect scalable solutions for multi-protocol system validation across multiple clock domains
- Optimize solutions for performance, scalability, and emulation efficiency
- Develop custom test cases, tools, and automation to enable advanced use models (embedded / co-emulation / hybrid flows)
- Work closely with cross-functional teams (PE, AE, customers) to debug and resolve system-level issues
- Contribute to next-generation AVIP methodology evolution, including integration with AI/ML-based verification flows
- Support customer enablement, including bring-up, debug, and solution deployment
Required Qualifications
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field with 5-10 years’ experience
- Strong expertise in high-speed protocols such as:
- PCIe, CXL, AMBA, UCIe, Ethernet (at least one)
- Strong RTL design experience (SystemVerilog / Verilog)
- Strong C/C++ development experience for modeling, testbench, or system integration
- Solid understanding of:
- System-level verification methodologies
- Emulation / acceleration flows
- Hands-on experience with Palladium / Protium / FPGA / emulation platforms is strongly preferred
- Good debugging skills for complex system integration issues
Preferred Qualifications
- Experience developing or using AVIP (Accelerated VIP) solutions
- Experience with end-to-end system validation flows (simulation → emulation → prototyping)
- Knowledge of UVM and verification frameworks
- Knowledge of Qemu/Gem5 or other system emulation projects
- Experience with multi-language environments (SV + C/C++ + Python)
- Familiarity with Emulation/Prototyping flows
- Exposure to AI/ML techniques applied to verification or tooling
- Strong problem-solving skills and ability to work independently
Soft Skills
- Excellent English communication skills (both verbal and written) are required
- Strong learning capability and adaptability to new technologies
- Ability to collaborate across global teams
- Proactive mindset in problem solving and customer engagement
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,047,661 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Shanghai
Apply
Apply
Apply
Senior FPGA Engineer - Surgical Robotics
16 days ago
≈ $205k – $378k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · Sunnyvale
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
Technician III-Product/Test
16 days ago
≈ $7.5k – $16k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Philippines
C++
Chips/EDA
Advantest / Teradyne ATE
Apply
$118k – $163k per year · In office · Full-Time · 5+ years exp · Bachelor's Degree · Newton
Python
JavaScript
Rust
TypeScript
C#
C++
Databases
PostgreSQL
Frontend
WebAssembly
DevOps
AWS
Docker
Amazon ECS
Cybersecurity
GDPR
Management
UML
Apply
Senior Software Developer, Dataplane Adapters
16 days ago
≈ $75k – $135k per year (Estimated) · In office · Full-Time · 10+ years exp · Canada
C++
Databases
Apache Kafka
AI/ML
Claude Code
DevOps
Rest API
Linux
TCP/IP
IoT
MQTT
Apply
Embedded Software Developer
16 days ago
≈ $59k – $102k per year (Estimated) · Hybrid · Full-Time · 7+ years exp · High School Diploma · Montreal
Python
C++
DevOps
RTOS
CI/CD
Git
Management
Agile
Scrum
Apply
Firmware Engineer II
17 days ago
≈ $36k – $81k per year (Estimated) · In office · Full-Time · Beijing · Shanghai
Python
Verilog
Perl
TCL Scripting
Apply
Lead Design Engineer - Verification
2 months ago
≈ $50k – $113k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Nanjing
Python
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Cadence JasperGold
Cadence Palladium
Cadence vManager
Apply
Lead Customer Engagement Engineer
2 months ago
≈ $56k – $126k per year (Estimated) · In office · Full-Time · 5+ years exp · Shanghai
Verilog
SystemVerilog
VHDL
DevOps
Linux
Unix
Chips/EDA
UVM
Cadence Palladium
Cadence Protium
Apply
Custom Layout Designer (Analog Layout Designer)
17 days ago
≈ $122k – $275k per year (Estimated) · In office · Full-Time · Cary
Chips/EDA
Cadence Virtuoso
Apply
CST Application Engineer - Systems/ATX
19 days ago
$62k – $114k per year · Equity · In office · Full-Time · Bachelor's Degree · San Jose
Python
DevOps
Unix
Chips/EDA
KiCad
Cadence Allegro
Cadence Sigrity
Eagle
Apply
公司直属-信息技术部-AI安全工程师(J16768)
11 hours ago
≈ $39k – $98k per year (Estimated) · In office · 3+ years exp · Shanghai
Apply
公司直属-信息技术部-数据安全工程师(J16769)
11 hours ago
≈ $27k – $65k per year (Estimated) · In office · 3+ years exp · Shanghai
Cybersecurity
DLP
Apply
2027校园招聘: 研发类-自动驾驶方向
1 day ago
In office · Full-Time · Wuxi · Shanghai
Python
JavaScript
TypeScript
SQL
C#
C++
C++
TensorFlow C++
Databases
ClickHouse
Apache Kafka
AI/ML
Copilot
Spark
vLLM
Multimodal AI
Function Calling
AI Agents
VLM
ONNX
TensorRT
TensorRT-LLM
Flink
Transformers
TensorFlow
PyTorch
LLM
RAG
Ray
GNN
CUDA
NeRF
Vision-Language-Action
World Models
Physical AI
Frontend
Vue.js
Three.JS
React.js
WebGPU
DevOps
WebSockets
CI/CD
Docker
AIOps
Linux
Game Dev
Unity
Unreal Engine
Cesium
Robotics
Nav2
ORB-SLAM3
ROS2
Cartographer
SLAM
Sensor Fusion
Visual-Inertial Odometry
Sim-to-Real
FAST-LIO
LIO-SAM
VINS-Fusion
Diffusion Policy
OpenVLA
Apply
Apply
蚂蚁集团-机器人控制算法工程师-双臂操作方向
1 day ago
≈ $35k – $79k per year (Estimated) · In office · 3+ years exp · Shanghai
Python
C++
DevOps
Linux
Robotics
Isaac Gym
MuJoCo
Apply
This is one of many
2,047,661 more open roles from verified company boards, updated every day.

