Long applicationsign-up on Workday

Sr Principal Design Engineer

Cadence Design Systems · EDA Software · Semiconductor IP & Chip Design Services · SystemVerilog · 8 months ago
Smart Apply
Similar jobs
2,081,199open jobs
123,213companies
245,271added this week
Browse all
Salary
≈ $32k – $73k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Principal · 12+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Feb 19, 2026. Cadence Design Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match

Cadence Design Systems

Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
cadence.com · HQ: San Jose, United States · Semiconductor IP & Chip Design Services · EDA Software · 5000+ employees · Est. 1988
Tech stack of Cadence Design Systems
Backed by Sequoia Capital

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer

  • 12+ years of Design Verification experience with SV/UVM

  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.

  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.

  • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.

Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantag

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,081,199 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $28k – $65k per year (Estimated) · In office · 10+ years exp · Bengaluru
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $24k – $56k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · Noida · Hyderabad
Python
C
C++
Assembly
C
GCC
GNU Make
DevOps
RTOS
Bitbucket
MedTech
Verification & Validation
Apply
≈ $28k – $64k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Formal Verification
Management
Agile
Apply
≈ $25k – $56k per year (Estimated) · In office · Bengaluru
Apply
≈ $25k – $56k per year (Estimated) · In office · Bengaluru
Apply
≈ $125k – $230k per year (Estimated) · In office · Secret · 8+ years exp · Bachelor's Degree · El Segundo
SystemVerilog
Chips/EDA
UVM
SpaceTech
SpaceWire
Apply
$116k per year · In office · Full-Time · Bachelor's Degree · Austin · Cupertino
Python
Verilog
SystemVerilog
AI/ML
Machine Learning
DevOps
AWS
Chips/EDA
Cadence JasperGold
Synopsys VC Formal
Apply
$215k – $300k per year · In office · Full-Time · 8+ years exp · Bachelor's Degree · Mountain View
Verilog
SystemVerilog
VHDL
SpaceTech
DO-254
Apply
$130k – $229k per year · Equity · In office · Nationals only · 8+ years exp · Bachelor's Degree · Long Beach
VHDL
DevOps
CI/CD
Chips/EDA
UVM
VUnit
Apply
≈ $26k – $60k per year (Estimated) · In office · Full-Time · 15+ years exp · Bengaluru · Hyderabad
Verilog
SystemVerilog
DevOps
GitHub
Apply
AE Group Director 13 days ago
$158k – $293k per year · Equity · In office · Full-Time · 15+ years exp · Master's Degree · Noida
Chips/EDA
Cadence Palladium
Cadence Protium
MedTech
Verification & Validation
Apply
Firmware Engineer II 25 days ago
≈ $20k – $45k per year (Estimated) · In office · Full-Time · Bengaluru
Python
Verilog
Perl
TCL Scripting
Apply
Design Engineer II 30 days ago
≈ $18k – $40k per year (Estimated) · In office · Full-Time · Noida
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
Design Architect 30 days ago
≈ $33k – $70k per year (Estimated) · In office · Full-Time · 15+ years exp · Bengaluru
Verilog
C++
SystemVerilog
Chips/EDA
UVM
Cadence Palladium
Cadence Protium
Apply
In office · Full-Time · Bengaluru
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Apply
Staff Engineer 7 hours ago
≈ $35k – $75k per year (Estimated) · In office · Nationals only · Full-Time · 7+ years exp · Bachelor's Degree · Bengaluru
Python
SystemVerilog
AI/ML
Machine Learning
Chips/EDA
UVM
Apply
≈ $35k – $73k per year (Estimated) · In office · Nationals only · Full-Time · 7+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
C++
SystemVerilog
Perl
AI/ML
Machine Learning
Chips/EDA
UVM
Synopsys Verdi
Apply
≈ $32k – $68k per year (Estimated) · In office · Nationals only · Full-Time · 10+ years exp · Hyderabad · Bengaluru
Verilog
SystemVerilog
VHDL
Chisel
AI/ML
Machine Learning
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
RTL Design Developer 7 hours ago
≈ $17k – $39k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Apply
≈ $24k – $58k per year (Estimated) · Remote (India) · Full-Time · 7+ years exp · Bengaluru
DevOps
Configuration Management
Management
Agile
Apply
See all jobs
This is one of many
2,081,199 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles