1,622,553open jobs
97,402companies
249,244added this week
Browse all
Salary
≈ $41k – $97k per year (Estimated)
Location
Hybrid (Yerevan, Armenia)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 14, 2026. First seen by Alion on Oct 13, 2026. Cisco Systems scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Cisco Systems is an American networking company founded in 1984 by Stanford computer scientists Leonard Bosack and Sandy Lerner, and headquartered in San Jose, California. It is the largest supplier of enterprise networking equipment in the world, building the routers, switches, wireless access points and optical systems that carry traffic across corporate networks, service providers and data centres, together with the software and silicon that run them. The company has diversified heavily into security, observability through Splunk, collaboration with Webex, and AI infrastructure networking, and now earns a growing share of revenue from software subscriptions rather than hardware sales.

This is a hybrid role with four days per week at Cisco’s Yerevan office.

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development-from design to qualification to production-is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

Lead macro-level RTL-to-GDSII physical implementation and signoff. Collaborate with Front-End teams to translate architecture into optimal physical design. Perform synthesis, floorplanning, placement, Clock Tree Synthesis, and routing. Optimize power, performance, and area while maintaining design correctness through formal verification. Execute static timing analysis, physical verification, formal checks, and signoff closure to ensure reliable, high-quality silicon. Analyze and resolve Electromigration and IR-drop issues to meet reliability and performance signoff targets.

Minimum Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • 5+ years of hands-on experience in ASIC design and physical implementation.
  • Proven track record in ASIC physical design and verification preferably in complex SoC or block-level projects.
  • Deep knowledge of block-level synthesis, place-and-route (PnR), and timing closure.
  • Experience with industry-standard PnR and signoff tools (e.g., Synopsys, Cadence).

Preferred Qualifications

  • Broad understanding of physical design methodologies, integration, and implementation flows.
  • Experience in physical verification (LVS, DRC) and signoff processes.
  • Familiarity with physical design EDA toolchains and end-to-end workflows.
  • Advanced expertise in STA, timing closure, and constraint management.
  • Proficiency in scripting (Tcl, Python, or Perl) for automation and productivity improvements.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,622,553 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Yerevan
≈ $28k – $66k per year (Estimated) • Remote (Armenia) • Bachelor's Degree • Armenia
Python
Verilog
SystemVerilog
TCL Scripting
DevOps
Git
Linux
Chips/EDA
Cadence Xcelium
Synplify Pro
Synopsys Verdi
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Apply
≈ $29k – $69k per year (Estimated) • In office • 5+ years exp • Armenia
Python
Verilog
SystemVerilog
Apply
≈ $29k – $69k per year (Estimated) • In office • 5+ years exp • Armenia
SystemVerilog
SystemC
AI/ML
InfiniBand
Chips/EDA
Cadence Xcelium
UVM
Formal Verification
Apply
≈ $21k – $63k per year (Estimated) • In office • Armenia
C++
C++
CMake
DevOps
CI/CD
Git
Linux
Apply
≈ $19k – $44k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • New Taipei
Apply
≈ $109k – $212k per year (Estimated) • In office • Full-Time • 3+ years exp • PhD • Austin
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
LLM
DevOps
Linux
Unix
Chips/EDA
UVM
Formal Verification
Apply
$116k – $190k per year • In office • Full-Time • Bachelor's Degree • Santa Clara
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $21k – $49k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • New Taipei
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
$76k per year • Hybrid • Bristol
Python
SystemVerilog
VHDL
DevOps
Azure DevOps
Azure
Git
Configuration Management
Bitbucket
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
UVM
Xilinx Vivado
Formal Verification
Management
Agile
Apply
Engineer II - CAD 1 day ago
≈ $17k – $38k per year (Estimated) • In office • Full-Time • 2+ years exp • Bengaluru
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Formal Verification
Cadence Genus
Apply
≈ $37k – $89k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Armenia
Python
Perl
Apply
≈ $26k – $65k per year (Estimated) • Hybrid • Full-Time • 1+ year exp • Bachelor's Degree • Armenia
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
$178k – $257k per year • Equity • Hybrid • Full-Time • 12+ years exp • Bachelor's Degree • Austin • San Jose
Verilog
Apply
≈ $172k – $323k per year (Estimated) • Equity • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • San Jose • San Francisco
Apply
$168k – $245k per year • Equity • Hybrid • Full-Time • 7+ years exp • Bachelor's Degree • San Jose • Austin
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
≈ $10k – $22k per year (Estimated) • In office • Bachelor's Degree • Yerevan
Management
Microsoft Office
Apply
DevOps 1 day ago
In office • Full-Time • Yerevan
DevOps
CI/CD
Apply
In office • Full-Time • Yerevan
Apply
≈ $17k – $46k per year (Estimated) • Remote (Kazakhstan, Uzbekistan, Armenia, Georgia) • Yerevan • Tbilisi
Python
Go
Java
Bash
Databases
PostgreSQL
Redis
ClickHouse
Apache Kafka
DevOps
Terraform
Ansible
VMWare
Crossplane
CI/CD
GitOps
Kubernetes
Platform Engineering
Configuration Management
Proxmox VE
Linux
DNS
Apply
See all jobs
This is one of many
1,622,553 more open roles from verified company boards, updated every day.