1,827,187open jobs
106,446companies
258,757added this week
Browse all
Salary
≈ $30k – $62k per year (Estimated)
Location
In office (Hsinchu, Wuhan)
Seniority
Staff · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Sep 4, 2026. GlobalFoundries scores B on the Alion truth index.

Overview
Company
Impact
Profile match
GlobalFoundries is a semiconductor foundry headquartered in Malta, New York, near Albany, that manufactures chips for other companies on FD-SOI, FinFET, RF, silicon germanium, silicon photonics, power and GaN process technologies, and also offers MIPS processor designs. Founded in 2009 and listed on Nasdaq, it runs fabs in New York, Vermont, Dresden and Singapore with engineering and design centres in Austin, Santa Clara, Bengaluru and Penang. It hires process, equipment, yield and tapeout engineers, maintenance technicians and apprentices, field application engineers and interns in engineering and finance.

AboutGlobalFoundries

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Introduction

Join the MIPS organization at GF to lead development of next-generation RISC-V processor and interconnect subsystems. You will drive verification strategy, lead a global engineering team, and deliver high-performance CPU IP solutions.

Key Responsibilities

  • Lead and manage ASIC design and verification teams for processor or interconnect subsystems

  • Define and drive UVM-based verification strategy and coverage closure

  • Deliver complex CPU/IP verification programs with high quality

  • Collaborate with global architecture, RTL, modeling, and software teams

  • Drive cross-functional execution and influence technical decisions

  • Establish engineering processes and best practices

  • Mentor and develop team members

Required Qualifications

  • Bachelor's or Master's degree in Electrical or Computer Engineering or related field

  • 10+ years ASIC design/verification experience

  • 3+ years team leadership experience

  • Strong RISC-V / processor architecture or interconnect knowledge

  • Expertise in UVM and SystemVerilog

  • Experience with simulation tools such as VCS or Questa

  • Strong leadership and communication skills

GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity,efficiencyand innovation whilst our employees feel truly respected,valuedand heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.

All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.

No Recruitment Fee Policy: GlobalFoundries is committed to ethical and transparent hiring practices.Candidates will not be charged any fees at any stage of the recruitment process. Any request for payment related to a GlobalFoundries employment opportunity is unauthorized and should be reportedimmediately. All legitimate recruitment communications are conducted exclusively through official GlobalFoundries channels. To report concerns or suspected recruitment fraud, please contact our Ethics & Compliance Office at[email protected] or visit our official website.

Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,827,187 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hsinchu
≈ $23k – $54k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Taipei
Python
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Apply
≈ $21k – $49k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • New Taipei
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $44k – $92k per year (Estimated) • Hybrid • 7+ years exp • Taipei • Tai'an
AI/ML
Edge AI
Chips/EDA
Cadence Allegro
Apply
≈ $20k – $45k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Taichung
Management
Agile
Apply
≈ $22k – $51k per year (Estimated) • In office • Full-Time • 3+ years exp • Sanchong
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Apply
≈ $29k – $60k per year (Estimated) • Hybrid • 10+ years exp • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
Tessent
UVM
Apply
≈ $23k – $53k per year (Estimated) • Hybrid • 9+ years exp • Bengaluru
Python
C++
SystemVerilog
Chips/EDA
Synopsys VCS
Cadence Xcelium
UVM
Cadence Palladium
Apply
≈ $38k – $79k per year (Estimated) • In office • 10+ years exp • Yerevan
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $54k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $87k – $255k per year (Estimated) • In office • Internship • Bachelor's Degree • Santa Clara
Python
Verilog
Perl
Chips/EDA
Formal Verification
Apply
≈ $27k – $56k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Hyderabad
Verilog
SystemVerilog
Apply
≈ $66k – $129k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Singapore
Apply
≈ $82k – $239k per year (Estimated) • In office • Internship • Bachelor's Degree • New York
Apply
$143k – $247k per year • In office • Full-Time • 11+ years exp • Master's Degree • Essex Junction
Apply
≈ $14k – $34k per year (Estimated) • In office • Hsinchu
Apply
≈ $23k – $52k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Hsinchu
DevOps
Wi-Fi
IoT
Zigbee
Apply
≈ $23k – $52k per year (Estimated) • In office • Full-Time • 7+ years exp • PhD • Hsinchu
DevOps
Wi-Fi
IoT
Zigbee
Apply
≈ $23k – $54k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Hsinchu
DevOps
Wi-Fi
Robotics
Sensor Fusion
Chips/EDA
Cadence Allegro
OrCAD
Apply
≈ $13k – $21k per year (Estimated) • In office • Full-Time • Master's Degree • Hsinchu
Apply
See all jobs
This is one of many
1,827,187 more open roles from verified company boards, updated every day.