970,723open jobs
58,545companies
159,616added this week
Browse all
Location
In office
Seniority
Senior

Confirmed on the employer's own hiring board on Sep 30, 2026. First seen by Alion on Sep 30, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

Define ASIC/SoC verification strategy

Full chip testplan development

Full chip TB Architecture definition

UVM based testbench development

C based TB development

SV functional coverage, Assertions coding

Test case development, coding, execution, bug analysis

Gate Level Simulation

Regressions, coverage analysis

Key Responsibilities

Good understanding of ASIC/SoC life cycle

Experience writing ASIC/SoC testplans

"Experience in writing verification strategy document

"

"1.Experience in ASIC/SoC Testbench definition

2.Experience to Build and maintain reusable block-level and sub-system testbenches using SystemVerilog and the Universal Verification Methodology (UVM)."

"1. Experience in developing TB components for SOC with C, SV

"

"1.Expertise & hands-on experience in OVM/UVM methodologies using SV

2.Experience to Write, execute, and debug constrained-random and directed test cases based on defined test plans."

"1. Experience in developing TB components, including functional coverage implementation and assertion coding

2. Experience Set up functional coverage, write system assertions (SVA), and analyze code coverage metrics to identify untested gaps in the design logic.

3.Debug complex simulation failures using waveform viewer tools to isolate design bugs from testbench issues.

4. Experince in SOC C based tests coding & debugging"

"Experience in Gate level simulation & netlist debugging

"

"Exeprince in regression failure analayiss

Functioncal and Code Coverage closure"

Skill Requirements

Languages: Proficiency in Verilog, SystemVerilog, and core concepts of UVM.

Digital Logic: Strong foundational knowledge in digital logic design, finite state machines (FSM), FIFO architectures, and clocking concepts.

EDA Tools: Familiarity with industry-standard simulation and debugging tools (e.g., Synopsys VCS, Siemens QuestaSim, Cadence Xcelium/Verdi).

Protocols: Basic understanding of standard bus protocols like AMBA (AXI, AHB, APB) or peripheral protocols (SPI, I2C, PCIe).

Scripting: Basic comfort working in a Linux environment and using scripting languages like Python, Tcl, or Perl for automation.

Other Requirements

Bachelor's or Master's degree in Electronics & Communication Engineering (ECE),

Electrical Engineering (EE), VLSI Design, or a closely related field

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
970,723 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
In your city
≈ $57k – $130k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • France
Apply
C++ Developer 7 hours ago
≈ $74k – $174k per year (Estimated) • In office
C++
Apply
≈ $99k – $284k per year (Estimated) • In office • Internship • 3+ years exp • Bachelor's Degree • Hillsboro
Apply
≈ $22k – $51k per year (Estimated) • In office • 3+ years exp • Moscow
C++
Assembly
DevOps
Linux
Apply
$57k – $79k per year • In office • Full-Time • 5+ years exp • Master's Degree • Catania
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Siemens QuestaSim
Formal Verification
Cadence Genus
Synopsys Formality
Apply
≈ $69k – $144k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Maia
Verilog
SystemVerilog
VHDL
DevOps
HPC
Apply
≈ $17k – $42k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Hyderabad
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Validator
Synopsys StarRC
Apply
≈ $17k – $47k per year (Estimated) • In office • Internship • Hyderabad
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $70k – $147k per year (Estimated) • In office • Master's Degree • Maia
Verilog
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Formal Verification
Apply
≈ $70k – $147k per year (Estimated) • In office • 3+ years exp • Master's Degree • Maia
Verilog
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Formal Verification
Apply
In office • 8+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Apply
Senior Designer 8 hours ago
In office • 3+ years exp
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
In office • 12+ years exp • Bachelor's Degree
Python
C++
DevOps
Linux
Apply
Sr Consultant 4 days ago
In office
Verilog
C++
Chips/EDA
Synopsys VCS
UVM
Apply
Apply
See all jobs
This is one of many
970,723 more open roles from verified company boards, updated every day.