1,970,010open jobs
116,594companies
254,125added this week
Browse all
Salary
≈ $76k – $144k per year (Estimated)
Location
In office (Toronto)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 20, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

Are you passionate about computing and AI accelerators?

Do you thrive on innovation and want to disrupt the industry? Are you eager to work with leading AI hardware engineers on Intel's latest architecture? If you love collaborating with diverse teams to create best-in-class AI compute platforms, Intel's GPE department has exciting opportunities for you.

As a member of the GPE team, you will develop hardware and platform solutions for Intel products, including the newest IPs targeted at next-generation GPUs and AI accelerators.

You will have the opportunity to engage in enabling technologies in PCB design, manufacturing, testing, and debugging. We are a winning team with a clear vision of delivering competitive and cutting-edge products, and we are committed to building the best products and developing the best skills for our team.

Key Responsibilities:

  • Work on end-to-end power delivery design and development, from initial concept to implementation of power delivery requirements and ecosystem enabling power integrated circuits.
  • Own power integrity simulation for the platform power delivery network: build and correlate VRM-to-die PDN models, run DC IR-drop and AC target-impedance analysis, and perform transient droop and Ldi/dt studies across die, package, and PCB to set the decoupling and stack up strategy before layout is committed.
  • Apply knowledge of power conversion topologies, including components, compensation circuits/stability analysis, drop/droop analysis, simulation tools, and techniques, as well as PCB layout and design tools, to characterize performance and validate correlation of simulation modeling and results.
  • Design and validate platform power conversion and management solutions, including energy management, and perform simulation and optimization for package and PCB, including stack up, power/ground noise plane assignment, decoupling solutions, and/or power sequencing requirements.
  • Design for debug: architect observability into the board from the start, including per-rail voltage and current sense points, Kelvin-sense and probe landing points, telemetry and current-monitor access (SVID/PMBus/IMON), rail-level isolation and enable control, and voltage-margining , so power-on and post-silicon issues can be isolated on the first board instead of a respin.
  • Design for flexibility: build configurability into the power delivery solution so a single board can support multiple SKUs and derivatives, using stuffing options for phase count and decoupling, pin-compatible dual-source regulator footprints, rail split/merge and current headroom for higher-power SKUs, and programmable load line, compensation, and VID range.
  • Create and execute test plans to validate and characterize power delivery solutions.
  • Correlate bench and VR test tool measurements with simulation results to improve simulation model accuracy and close the loop on power integrity assumptions.
  • Conduct failure analysis and root cause investigations for power delivery issues, implementing corrective actions to prevent recurrence.
  • Collaborate with silicon and platform architects to generate solutions and analyses, delivering content into platform design guides as solution collaterals for end customers.
  • Collaborate with cross-functional teams, including board design, SW/FW, and systems validation, to ensure seamless integration of power delivery solutions.

Qualifications:

Minimum Qualifications, you must possess the below minimum qualifications to be initially considered for this position.

  • Bachelor's or Master's degree in Electrical Engineering or a related field.
  • 5+ years of experience in:
    • Designing low voltage, high current, multi-phase DC-DC switching regulators (buck, boost, etc.) to meet stringent targets, optimizing the design for transient response and conversion efficiency.
    • Working with signal/power integrity and power delivery network simulation tools such as Cadence Sigrity PowerDC/PowerSI, Ansys SIwave etc. to develop accurate models of circuit design
    • Design and optimize accurate power delivery simulation models using SPICE and time-based simulation tools (LTSpice, SIMPLIS etc.) based on SOC design power requirements.
    • Power delivery network modeling across die, package, and PCB, including stackup, plane assignment, decoupling network design, and S-parameter extraction and correlation.
    • Experience using oscilloscopes and DAQ for hardware troubleshooting and debugging.
    • Interacting with Signal Integrity, Layout, and Mechanical engineers, with working knowledge of SI/PI, PCB layout, and mechanical aspects of board designs.

Preferred Qualifications, are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  • Experience designing for debug and testability on power delivery hardware, including sense and telemetry instrumentation, voltage margining, and rail isolation for post-silicon bring-up.
  • Experience designing configurable power delivery solutions that support multiple SKUs and derivative products from a single board design.
  • Identify new technologies/interfaces and develop board power delivery architecture.
  • Experience in project management, including leading projects and manage timelines and resources effectively.
  • Familiarity with emerging technologies such as GaN power devices, switched capacitor topology, etc.
  • Experience delivering products for high-volume production and cost optimization.
  • Knowledge of board and power management (HW/SW/FW) debugging.
  • Willing to provide hardware technical support to ODM/OEM board vendors.
  • Willingness to travel globally to meet internal teams and external customers.

Job Type:

Experienced Hire

Shift:

Shift 1 (Canada)

Primary Location:

Canada, Toronto

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Annual Salary Range for jobs which could be performed in Canada

Salary range dependent on a number of factors including location and experience.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Canada Accommodation:

Intel is committed to a culture of accessibility. Intel provides accommodations to applicants and employees with disabilities. Find information and request accommodation here.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,970,010 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Operations
Similar stack
Same company
Toronto
≈ $47k – $89k per year (Estimated) • In office • Full-Time • 5+ years exp • Montreal
Apply
≈ $64k – $112k per year (Estimated) • In office • Full-Time • 10+ years exp • Calgary • Edmonton
Apply
≈ $42k – $74k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • Calgary
Apply
≈ $41k – $79k per year (Estimated) • Hybrid • Contractor • 5+ years exp • Bachelor's Degree • Montreal
Apply
≈ $64k – $117k per year (Estimated) • In office • Full-Time • 20+ years exp • Master's Degree • Toronto
Apply
Solution Director 2 days ago
≈ $40k – $76k per year (Estimated) • In office • 15+ years exp • India
DevOps
HPC
Chips/EDA
Ansys HFSS
Cadence Sigrity
Ansys SIwave
Cadence Clarity 3D Solver
Apply
≈ $138k – $252k per year (Estimated) • In office • Nationals only • 5+ years exp • Bachelor's Degree • Austin • Irvine
Chips/EDA
Ansys SIwave
Apply
$165k – $265k per year • Equity • In office • Nationals only • 5+ years exp • Bachelor's Degree • Irvine • Austin
Chips/EDA
Ansys SIwave
Apply
≈ $71k – $167k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Austin
Python
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Management
Agile
Apply
≈ $106k – $194k per year (Estimated) • Hybrid • Nationals only • Bachelor's Degree • Phoenix
Chips/EDA
LTspice
Mentor Xpedition
Analytics
Microsoft Excel
SpaceTech
DO-254
DO-160
Apply
≈ $8.5k – $19k per year (Estimated) • In office • Internship • George Town
SpaceTech
FMEA
Apply
In office • Full-Time • Bachelor's Degree • Ho Chi Minh City
Apply
≈ $105k – $207k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Rio de Janeiro
Apply
≈ $12k – $25k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • Bengaluru
Python
Perl
Chips/EDA
Ansys RedHawk
Synopsys PrimePower
Apply
≈ $103k – $204k per year (Estimated) • Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • Folsom • Santa Clara • Austin • Phoenix
Analytics
Microsoft Excel
Apply
≈ $97k – $198k per year (Estimated) • In office • 8+ years exp • Toronto
Apply
≈ $104k – $180k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Toronto
Python
PowerShell
Bash
AI/ML
AI Agents
DevOps
Linux
Windows
DNS
DHCP
VLAN
Cybersecurity
Microsoft Entra ID
Active Directory
LDAP
Management
ServiceNow
ITSM
Apply
≈ $73k – $139k per year (Estimated) • Hybrid • Toronto
Apply
≈ $44k – $88k per year (Estimated) • In office • Toronto
Apply
≈ $61k – $109k per year (Estimated) • In office • 5+ years exp • Toronto
Management
Microsoft Project
Jira
Apply
See all jobs
This is one of many
1,970,010 more open roles from verified company boards, updated every day.