2,041,069open jobs
120,323companies
253,417added this week
Browse all
Salary
≈ $107k – $205k per year (Estimated)
Location
Hybrid (Hillsboro, Santa Clara, Austin, Phoenix, United States)
Seniority
Middle · 3+ years exp
Visa
H-1B filings in 12 months: 2,014 · for this role: 728 · green card filings: 487
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 28, 2026. First seen by Alion on Oct 22, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

The Role and Impact

As a SoC Debug Engineer, you will play a pivotal role in ensuring the reliability and performance of Intel's cutting-edge products. You will perform complex debug tasks across multiple systems and subsystems, leveraging your expertise to isolate failures, resolve issues, and optimize debug processes. Your contributions will directly enhance product readiness and help deliver transformative technologies to market.

Business group

The Data Center Group (DCG) is dedicated to advancing scalable technologies that power data centers and enable the future of computing. This organization focuses on delivering innovative solutions for high-performance computing, cloud services, and enterprise systems. By joining DCG, you will be part of a team driving impactful advancements that align with Intel's broader vision for global innovation.

Key Responsibilities:

  • Perform detailed and low-level debug for system-on-chip (SoC) designs and subsystems across Intel products.
  • Conduct root cause analysis for triage failures and marginality issues to ensure system-wide reliability.
  • Define, develop, and implement advanced debug techniques, tools, and scripts to enhance debug efficiency.
  • Formulate debug requirements and strategies at the system level, ensuring alignment with architectural compatibility.
  • Drive bench testing for new product features and functionality while developing methodologies for improved characterization activities.
  • Collaborate with design, validation teams, and manufacturing factories to track SoC debug readiness and optimize workflows.
  • Continuously improve debugging practices through innovative design-for-debug (DFD) techniques and workflows.

The ideal candidate should show the following behavioral traits:

  • Strong analytical and problem-solving skills with attention to detail.
  • Effective communication skills willing to work across diverse technical teams.

Qualifications:

Minimum Qualifications are required to be initially considered for this position:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
  • 3+ years of hands-on experience in:
    • SoC debugging gained through internships, academic projects, coursework, or hands-on training.
    • SoC design, architecture, firmware, and software debugging techniques.
    • Debug tools, DFD technologies, and scripting languages.

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  • Master's degree in Electrical Engineering, Computer Engineering or related field.
  • Interested in innovation and continuous improvement in debugging methodologies and workflows.

Your expertise and dedication will help shape the future of Intel's products and technologies. Join us to make a meaningful impact and drive innovation in the world of computing.

Job Type:

College Grad

Shift:

Shift 1 (United States of America)

Primary Location:

US, Massachusetts, Beaver Brook

Additional Locations:

US, Arizona, Phoenix, US, California, Santa Clara, US, Oregon, Hillsboro, US, Texas, Austin

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,041,069 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hillsboro
$122k – $183k per year · Equity · In office · 2+ years exp · Bachelor's Degree · San Diego
Verilog
VHDL
MATLAB
QA
Rest-Assured
Apply
$149k – $238k per year · Equity · Hybrid · 10+ years exp · Boston
Rust
C++
DevOps
RTOS
Linux
Apply
≈ $110k – $204k per year (Estimated) · In office · Contractor · Bachelor's Degree · United States
C++
DevOps
RTOS
Git
SpaceTech
DO-178C
ARINC
MIL-STD-1553
IBM DOORS
Apply
≈ $90k – $173k per year (Estimated) · In office · Full-Time · Bachelor's Degree · West Henrietta
Python
DevOps
Linux
Management
Agile
Apply
RF Test Engineer 3 hours ago
≈ $108k – $199k per year (Estimated) · Hybrid · 5+ years exp · Bachelor's Degree · Midland
Apply
≈ $100k – $192k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Chandler
Apply
≈ $88k – $175k per year (Estimated) · In office · Full-Time · Master's Degree · Fort Collins · Folsom · Hillsboro
SystemVerilog
Chips/EDA
UVM
Apply
≈ $109k – $210k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Bachelor's Degree · Folsom
Python
Ruby
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $171k – $315k per year (Estimated) · Hybrid · Full-Time · 5+ years exp · Bachelor's Degree · Santa Clara · Austin
Python
C++
SystemVerilog
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
≈ $89k – $178k per year (Estimated) · Hybrid · Full-Time · 2+ years exp · Bachelor's Degree · Hillsboro
C++
Apply
$120k – $235k per year · In office · Nationals only · 8+ years exp · Bachelor's Degree · Mountain View · Washington · Raleigh · Austin · Hillsboro
Python
Verilog
SystemVerilog
Perl
DevOps
Azure
Apply
$143k – $275k per year · In office · 10+ years exp · Bachelor's Degree · Washington · Mountain View · Hillsboro
Python
C++
DevOps
Azure
CI/CD
Apply
$120k – $235k per year · In office · 5+ years exp · Bachelor's Degree · Boise · Washington · Raleigh · Austin · Santa Clara
Verilog
SystemVerilog
DevOps
Azure
TCP/IP
Chips/EDA
UVM
Apply
$143k – $275k per year · In office · Nationals only · 10+ years exp · Bachelor's Degree · Washington · Mountain View · Santa Clara · Hillsboro · Austin
Python
DevOps
Azure
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Synopsys StarRC
Ansys RedHawk
Apply
$120k – $235k per year · In office · Nationals only · 5+ years exp · Bachelor's Degree · Raleigh · Austin · Columbia · Washington · Boise
Python
DevOps
Azure
Robotics
Path Planning
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Cadence Voltus
Ansys Totem
Apply
See all jobs
This is one of many
2,041,069 more open roles from verified company boards, updated every day.