2,147,432open jobs
138,183companies
240,411added this week
Browse all
Location
In office (Santa Clara)
Visa
H-1B filings in 12 months: 2,029 · for this role: 728 · green card filings: 490
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 10, 2026. First seen by Alion on Nov 9, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

The Role and Impact accuracy and functionality of Intel's next-generation Xeon server SoCs. Your day-to-day responsibilities will focus on performing functional logic verification, developing scalable verification plans, and executing emulation models to uncover and address design challenges. Your contributions will directly enhance the quality, reliability, and performance of Intel's flagship server products, making this position integral to delivering cutting-edge technology to global markets.

You will be joining Intel's Data Center Group (DCG), a dynamic organization dedicated to advancing the capabilities of the world's data centers. DCG focuses on developing innovative server technologies that drive business transformation, cloud computing, and AI workloads. As part of this team, you will help propel Intel's vision of creating world-changing technology that enriches the lives of every person on earth.

The primary responsibilities for this role will include, but are not limited to:

  • Perform functional logic verification of integrated SoC designs to ensure adherence to specifications.
  • Define and develop scalable and reusable block, subsystem, and SoC verification plans, test benches, and environments.
  • Execute verification plans utilizing emulation and system simulation models to evaluate design power, performance, and functionality.
  • Debug and analyze issues in the pre-silicon environment and implement corrective measures for resolution.
  • Collaborate with architects, RTL developers, and post-silicon teams to improve verification processes for complex architectural features.
  • Document technical test plans and participate in reviews with design and architecture teams.
  • Incorporate security test coverage within the verification environment to ensure compliance with security requirements.
  • Maintain and optimize existing functional verification methodologies for continuous improvement.
  • Absorb post-silicon learnings to refine pre-silicon validation strategies for future projects.

Qualifications:

Minimum Qualifications:

Minimum qualifications are required to be initially considered for this position.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with 0-1 years of hands-on experience in silicon design and/or validation gained through internships, academic projects, coursework, or hands-on training OR Master's degree in the same fields with no prior professional experience required.
  • Demonstrated coursework or technical experience in silicon design and/or validation/verification.

Preferred Qualifications:

Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  • Experience with developing and verifying complex IPs and/or SoCs using UVM/SystemVerilog.
  • Knowledge of OVM/UVM, constrained random verification methodologies, and the complete verification lifecycle, including test plan development, execution, debug, and coverage closure.
  • Proficiency in scripting languages for automation and process improvement.
  • Familiarity with cache coherency principles and layered protocols in multi-processor SoCs.
  • Experience with Xeon CPU pre-silicon, emulation validation, or post-silicon validation.
  • Strong analytical, debugging, and problem-solving skills with a proactive mindset for task ownership and collaboration.

We invite you to bring your skills and passion to Intel, where you'll have the opportunity to grow your expertise, innovate on impactful projects, and contribute to building a brighter future in technology.

Job Type:

College Grad

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, Santa Clara

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,147,432 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Remote, many countries
Similar stack
Same company
Santa Clara
In office · 4+ years exp · Bachelor's Degree · Goleta
Python
SQL
Chips/EDA
Photolithography
Plasma Etch
Ellipsometry
Statistical Process Control
JMP
Life Sciences
Design of Experiments
Apply
In office · Full-Time · Bachelor's Degree · Santa Clara · Folsom · Hillsboro
Verilog
VHDL
Chips/EDA
Synopsys Design Compiler
Cadence Xcelium
Apply
$75k – $103k per year · In office · Secret · Full-Time · Bachelor's Degree · Englewood
Apply
$144k – $194k per year · Equity · In office · Nationals only · Full-Time · 3+ years exp · Bachelor's Degree · Redmond
Java
C#
C++
Perl
Apply
Hardware Engineer 10 hours ago
In office · Full-Time · 3+ years exp · Bachelor's Degree · New York
Python
Chips/EDA
KiCad
Ansys HFSS
Ansys SIwave
Apply
Remote (Europe) · 15+ years exp · Master's Degree · Vimercate
Chips/EDA
Photolithography
Plasma Etch
CMP
Statistical Process Control
Apply
≈ $160k – $307k per year (Estimated) · In office · 3+ years exp · Santa Clara
Apply
≈ $177k – $401k per year (Estimated) · In office · Santa Clara
Python
Verilog
C++
SystemVerilog
Perl
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Santa Clara
Python
Verilog
C++
VHDL
Perl
Apply
≈ $130k – $237k per year (Estimated) · In office · 3+ years exp · Santa Clara
Perl
Apply
≈ $160k – $307k per year (Estimated) · In office · 3+ years exp · Santa Clara
Python
C++
Perl
Chips/EDA
Cadence Voltus
Ansys RedHawk
Analytics
Matplotlib
Apply
See all jobs
This is one of many
2,147,432 more open roles from verified company boards, updated every day.