Analog/Mixed-Signal Design Verification Engineer/Lead

MediaTek • Processors, MCUs & AI Chips • RF & Wireless Hardware • 1 day ago
Apply now
Similar jobs
781,304open jobs
49,269companies
119,822added this week
Browse all
Salary
≈ $36k – $87k per year (Estimated)
Location
In office (Hefei)
Seniority
Staff

Confirmed on the employer's own hiring board on Sep 25, 2026. First seen by Alion on Jan 26, 2026. MediaTek scores C on the Alion truth index.

Overview
Company
Impact
Profile match

MediaTek

MediaTek Inc. is a global fabless semiconductor company specializing in system-on-chip (SoC) architectures and digital multimedia processing technologies. The enterprise designs and markets integrated circuits for smartphones, smart home devices, IoT hardware, wireless connectivity solutions, automotive electronics, and custom AI chips for edge and cloud applications. Headquartered in Hsinchu, Taiwan, the organization operates an international network of research, development, and sales offices serving original equipment manufacturers (OEMs) and technology brands worldwide.
mediatek.com • HQ: Hsinchu, Taiwan • AI Chips & Accelerators • RF & Wireless Hardware • Processors, MCUs & AI Chips • 1001-5000 employees • Est. 1997
• Work in AMS IP Design Verification, in UVM-based verification environment.
  • Work in DV process from specification to test plan, to configurable test bench, drivers and checkers development, to test suite building to meet functional and code coverage goals
  • Act as Technical Lead of a Design Verification group/team by providing technical guidance, planning schedule and resource to meet requirement for project deliverables, fostering methodology advancement, and so on.
  • Apply wide range of Digital and/or AMS DV skills to help and support AMS IP or Chip DV Teams to establish or enhance new or existing DV capabilities, including but not limited to developing scalable and portable Test bench, test cases, drivers, checkers, assertions and reference models, and running RTL and Gate Level simulations and reaching all coverage closures.
  • Communicate and collaborate with global architecture, design, verification, and post-Silicon testing teams to address new needs or requirement on DV Support.
  • Contribute to continuous improving on AMS DV process for better quality and efficiency through methodology and process improvements.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
781,304 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hefei
≈ $42k – $85k per year (Estimated) • In office • 5+ years exp • Shanghai
C++
Chips/EDA
Ansys Totem
Apply
≈ $40k – $82k per year (Estimated) • In office • 5+ years exp • Xi'an
C++
DevOps
Git
Apply
≈ $22k – $57k per year (Estimated) • In office • Full-Time • Shanghai
Apply
电子工程师_PT 10 months ago
≈ $22k – $57k per year (Estimated) • In office • Full-Time • Hangzhou
Apply
≈ $23k – $60k per year (Estimated) • In office • Full-Time • Master's Degree • Suzhou
C++
DevOps
RTOS
Apply
≈ $109k – $218k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Mountain View
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
Verification Engineer 10 hours ago
$175k – $225k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Chicago
Verilog
C++
SystemVerilog
AI/ML
Machine Learning
DevOps
Linux
Chips/EDA
UVM
Apply
Senior Designer 10 hours ago
In office • 3+ years exp
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
Designer 10 hours ago
In office • 5+ years exp
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
Senior Design Lead 10 hours ago
In office • 8+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
≈ $100k – $226k per year (Estimated) • In office • Austin
SystemVerilog
DevOps
Wi-Fi
Apply
≈ $99k – $199k per year (Estimated) • In office • Cairo
Apply
≈ $45k – $116k per year (Estimated) • In office • Hsinchu
Apply
≈ $45k – $116k per year (Estimated) • In office • Hsinchu
DevOps
Linux
Apply
≈ $45k – $116k per year (Estimated) • In office • Master's Degree • Hsinchu
Apply
SOC DFT Engineer 1 day ago
≈ $26k – $68k per year (Estimated) • In office • Hefei
Apply
≈ $28k – $73k per year (Estimated) • In office • Hefei
Chips/EDA
UVM
Apply
≈ $27k – $71k per year (Estimated) • In office • Hefei
DevOps
Linux
Apply
≈ $18k – $39k per year (Estimated) • In office • Full-Time • 1+ year exp • Associate's Degree • Hefei
Analytics
Microsoft Excel
Apply
Account Executive 5 days ago
In office • Full-Time • Hefei
Apply
See all jobs
This is one of many
781,304 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles