DFT Engineer - Advanced Process Platform(Scan / MBIST / BSD / Silicon Diagnosis)

MediaTek • Processors, MCUs & AI Chips • RF & Wireless Hardware • 3 days ago
Smart Apply
Similar jobs
1,830,731open jobs
105,400companies
275,266added this week
Browse all
Salary
≈ $14k – $26k per year (Estimated)
Location
In office (Hsinchu)

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Nov 6, 2025. MediaTek scores A on the Alion truth index.

Overview
Company
Impact
Profile match

MediaTek

MediaTek Inc. is a global fabless semiconductor company specializing in system-on-chip (SoC) architectures and digital multimedia processing technologies. The enterprise designs and markets integrated circuits for smartphones, smart home devices, IoT hardware, wireless connectivity solutions, automotive electronics, and custom AI chips for edge and cloud applications. Headquartered in Hsinchu, Taiwan, the organization operates an international network of research, development, and sales offices serving original equipment manufacturers (OEMs) and technology brands worldwide.
mediatek.com • HQ: Hsinchu, Taiwan • AI Chips & Accelerators • RF & Wireless Hardware • Processors, MCUs & AI Chips • 1001-5000 employees • Est. 1997
Tech stack of MediaTek
Join MediaTek's "DFT for Advanced Process Platform" team -- your work directly impacts Cloud ASIC reliability and yield at the most advanced process nodes (N4/N3/N2 and beyond).

- DFT Architecture & Insertion: Define and implement Scan (full-scan, compressor), MBIST, and BSD/JTAG strategies for advanced-node SoCs and chiplet/3D-IC designs; own end-to-end insertion flows with Synopsys / Siemens (Tessent) EDA tools.

- ATPG & Advanced Fault Models: Develop and optimize patterns for stuck-at, transition delay, cell-aware, and path-delay fault models; drive fault coverage closure and DRC-clean pattern delivery.

- Simulation & Verification: Validate DFT logic correctness through gate-level simulation (VCS/Xcelium); resolve DFT rule violations and coverage gaps pre-tapeout.

- Post-Silicon Bring-Up & Test: Lead DFT-related activities across CP / FT / HTOL / HVS -- test-mode validation, scan chain continuity, MBIST execution and repair verification. - Volume Diagnosis & Yield Ramp: Apply scan/

#LI-ML2

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,830,731 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Hsinchu
≈ $20k – $51k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Taipei
MATLAB
MATLAB
Simulink
Chips/EDA
KiCad
LTspice
Apply
≈ $13k – $28k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Taipei
SQL
Databases
Databricks
Analytics
Power BI
Apply
≈ $13k – $28k per year (Estimated) • In office • 3+ years exp • Taipei
AI/ML
ChatGPT
Analytics
A/B Testing
Management
Microsoft Office
Apply
TW Sr Engineer - FS 3 months ago
≈ $21k – $48k per year (Estimated) • Hybrid • 2+ years exp • Bachelor's Degree • Hsinchu
Management
Microsoft Office
Apply
≈ $74k – $172k per year (Estimated) • Remote (Germany) • Full-Time
Apply
≈ $122k – $237k per year (Estimated) • In office • Bachelor's Degree • Austin
Chips/EDA
Synopsys VCS
Cadence Xcelium
Cadence JasperGold
Synopsys Verdi
Apply
$160k – $240k per year • Remote (United States, Canada) • Full-Time • 7+ years exp • Bachelor's Degree • Palo Alto
Python
SystemVerilog
Chips/EDA
Synopsys VCS
Cadence Xcelium
UVM
Formal Verification
Apply
$50k – $80k per year • Equity • In office • Full-Time • Master's Degree • Ottawa
Python
C++
SystemC
MATLAB
MATLAB
Simulink
DevOps
Git
Linux
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Cadence AMS Designer
Management
Confluence
Apply
Senior Designer 2 days ago
≈ $19k – $47k per year (Estimated) • In office • 3+ years exp • Bengaluru
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
≈ $27k – $61k per year (Estimated) • In office • 15+ years exp • Bengaluru
SystemVerilog
Chips/EDA
Synopsys VCS
Cadence Xcelium
UVM
Cadence AMS Designer
Apply
≈ $17k – $38k per year (Estimated) • In office • Hsinchu
Apply
≈ $13k – $26k per year (Estimated) • In office • Hsinchu
AI/ML
Copilot
Claude Code
LLM
Apply
≈ $17k – $38k per year (Estimated) • In office • Hsinchu
Java
C++
DevOps
Linux
Apply
≈ $14k – $28k per year (Estimated) • In office • Hsinchu
DevOps
HPC
Apply
≈ $13k – $25k per year (Estimated) • In office • Hsinchu
Apply
≈ $13k – $25k per year (Estimated) • In office • Hsinchu
Apply
≈ $20k – $46k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Hsinchu
AI/ML
Machine Learning
Apply
≈ $24k – $55k per year (Estimated) • In office • Full-Time • 10+ years exp • PhD • Hsinchu
Apply
$14k per year (gross) • In office • Full-Time • Hsinchu
Apply
≈ $19k – $43k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Hsinchu
QA
Rest-Assured
Apply
See all jobs
This is one of many
1,830,731 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles