1,963,666open jobs
115,981companies
247,918added this week
Browse all
Salary
$91k – $232k per year
Location
In office (San Jose)
Seniority
Staff · 12+ years exp
Employment
Full-Time

First seen by Alion on Sep 25, 2026. Microchip Technology scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Headquartered in Chandler, Arizona, Microchip Technology is a leading semiconductor company specializing in smart, connected, and secure embedded control solutions. The corporation designs and manufactures a comprehensive portfolio of microcontrollers, mixed-signal, analog, and Flash-IP integrated circuits. Serving tens of thousands of clients across industrial, automotive, consumer, computing, and aerospace markets worldwide, the enterprise enables efficient, low-risk product development.

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognizedLeadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products.

Microchip Technology Inc. has a Technical Staff Engineer - Analog Design (SRAM Design) opening based in San Jose, California. The successful candidate will be responsible for the design of complex, multiport SRAM blocks with many programmable features and modes for use in advanced and low power FPGA devices. In this role, you will be working within a team of other circuit design engineers and collaborating with architecture, ASIC, firmware, verification, and test teams to help deliver industry-leading FPGA products.

Responsibilities:

  • Define, estimate, develop, and optimize full custom high speed SRAM block for speed, low power, area, and feature set
  • Estimate speed and power for various memory configurations and memory cell types
  • Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with lowest power
  • Analyze projected SRAM yield per device versus redundancy requirements
  • Run experiments using memory compilers from EDA vendors for embedded memories to evaluate PPA trade-offs of device mix
  • Creation and verification of circuit schematics and functional Verilog models
  • Simulate and evaluate SRAM cell for cell stability, write and read margin, minimum cell operating and state retention supply level, and noise margin
  • Simulate and analyze critical paths and all features and functions
  • Optimize memory array and non-array logic transistor sizes and Vt selection for lowest possible dynamic and standby power
  • Develop and optimize sense amps for reliable operation, high speed, low power, and sufficient noise margin
  • Design testability circuitry and define SRAM test requirements
  • Write technical specifications and participate in formal reviews of other block specifications
  • Contribute to datasheet development through block characterization
  • Engage in design and verification of other circuit blocks outside of SRAM
  • Support verification and timing characterization teams
  • Drive and participate in silicon validation of SRAM blocks for functionality and performance

Requirements/Qualifications:

  • Bachelor's degree in Computer Engineering, Electrical Engineering, or Computer Science
  • 12+ years of experience in custom SRAM design and/or memory circuit design
  • High degree of SPICE simulation proficiency
  • Adept at leveraging full custom design EDA tool set
  • Demonstrated competency in scripting, managing simulation queues, data capture and analysis
  • Proficient in simulating and analyzing yield impact, reliability, and power
  • Ability to support layout, verification, timing characterization, and software model developers
  • Ability to develop and test Verilog simulation model and compare back to SPICE based model
  • Excellent analytical, communication (written and verbal), and documentation skills
  • Self-motivated and proactive team player
  • Attention to detail and ability to drive tasks to completion independently in timely manner

Preferred Qualifications:

  • Master's degree in Computer Engineering, Electrical Engineering, or Computer Science
  • Experience in analog and full custom design
  • Experience in FPGA or ASIC development
  • Experience in functional verification and timing characterization
  • Experience in low power design including dual rail, array biasing, dynamic low power mode switching (sleep, power gating, column array muxing)
  • Experience in OCV timing and yield variation analyses using Solido and Monte Carlo

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Other, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

10% sitting, 10% walking, 80% sitting, 100% in doors; Usual business hours

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $91,000 - $232,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Incis an equal opportunity/affirmativeaction employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,963,666 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$161k – $298k per year • Equity • In office • Full-Time • 8+ years exp • Master's Degree • Austin
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys PrimeTime
Apply
$134k – $187k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Minneapolis
DevOps
Azure DevOps
GitHub Actions
Azure
Wi-Fi
Chips/EDA
Altium Designer
Cadence Allegro
Mentor Xpedition
Mentor PADS
IoT
MQTT
OPC UA
Management
UML
SpaceTech
SysML
MBSE
Apply
≈ $125k – $227k per year (Estimated) • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Houston
Python
C++
VHDL
Chips/EDA
Altium Designer
Xilinx Vivado
OrCAD
Apply
Radar Engineer Lead 4 months ago
$130k – $150k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • United States
DevOps
Windows
Apply
≈ $158k – $300k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Boise
Python
SystemVerilog
Chips/EDA
UVM
Apply
≈ $29k – $60k per year (Estimated) • Equity • In office • 7+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
AI/ML
Copilot
ChatGPT
DevOps
Unix
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $86k – $157k per year (Estimated) • Hybrid • Full-Time • 15+ years exp • Bachelor's Degree • Vancouver • Valencia
Verilog
C++
SystemVerilog
SystemC
DevOps
RTOS
CI/CD
Docker
Linux
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Apply
In office • Full-Time • Cluj-Napoca
Verilog
VHDL
Perl
DevOps
Linux
Apply
≈ $30k – $62k per year (Estimated) • In office • 9+ years exp • Bengaluru • Chennai
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
$38k – $85k per year • Hybrid • 6+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
AI/ML
Machine Learning
Chips/EDA
UVM
Siemens Veloce
Apply
Engineer II-Design 5 days ago
≈ $76k – $146k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Allentown
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Formal Verification
Apply
≈ $121k – $230k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Chandler
Python
SystemVerilog
TCL Scripting
Chips/EDA
Cadence Xcelium
Siemens QuestaSim
Xilinx Vivado
Apply
$91k – $232k per year • Equity • In office • Full-Time • 15+ years exp • San Jose
Python
Verilog
C++
VHDL
TCL Scripting
Chips/EDA
Siemens ModelSim
Apply
$70k – $140k per year • Equity • In office • Full-Time • 5+ years exp • Master's Degree • Basking Ridge
Python
C
C
Embedded C
AI/ML
Machine Learning
DevOps
Linux
Windows
Apply
$70k – $205k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • San Jose
Python
Verilog
VHDL
Perl
AI/ML
AI Agents
Apply
≈ $116k – $260k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • San Jose
Python
Verilog
SystemVerilog
AI/ML
vLLM
Fine-tuning
RLHF
Reinforcement Learning
AI Agents
SGLang
Transformers
PyTorch
LLM
Ray
Synthetic Data
CUDA
Hugging Face
SFT
Post-training
Apply
Field Supervisor 1 day ago
$105k – $120k per year • In office • Full-Time • 5+ years exp • San Jose
Robotics
Sensor Fusion
Apply
$98k – $188k per year • In office • 8+ years exp • Bachelor's Degree • Phoenix • Chicago • San Jose • Charlotte • Austin
Apply
≈ $45k – $119k per year (Estimated) • In office • Full-Time • San Jose
Apply
≈ $45k – $119k per year (Estimated) • In office • Full-Time • San Jose
Apply
See all jobs
This is one of many
1,963,666 more open roles from verified company boards, updated every day.