2,051,924open jobs
122,893companies
254,180added this week
Browse all
Salary
≈ $138k – $277k per year (Estimated)
Location
In office (Richardson, Folsom)
Seniority
Staff · 10+ years exp
Visa
H-1B filings in 12 months: 535 · green card filings: 199
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Jun 22, 2026. Micron Technology scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Micron Technology is an American semiconductor company founded in Boise, Idaho in 1978 and one of only a handful of manufacturers of both DRAM and NAND flash memory. It designs and fabricates memory and storage products used in data centres, personal computers, smartphones, cars and industrial equipment, and sells them under the Micron and consumer-facing Crucial brands. High-bandwidth memory for AI accelerators has become the fastest-growing part of the business, and the company operates fabrication and assembly sites across the United States and Asia.

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As an HBM Power Delivery Network (PDN) Engineer, you will be part of the Heterogeneous Integration Group (HIG), responsible for the design, analysis, and optimization of power delivery networks for next-generation HBM products. You will work closely with architecture, design, physical design, packaging, and product engineering teams to ensure robust, efficient, and manufacturable power delivery solutions that meet aggressive performance, power integrity, and reliability targets.

This is a hands-on technical role focused on PDN design, EM/IR analysis, and cross-domain optimization across technology, design, and layout.

Key Responsibilities

  • Design and develop SoC-level and HBM-cube-level power delivery networks for HBM designs, including power grid architecture, routing strategies, and decoupling schemes.
  • Perform EM/IR analysis and optimization using industry-standard tools (e.g., Cadence RedHawk, Ansys Totem) to ensure power integrity across dynamic workloads.
  • Collaborate with physical design teams on floorplanning, placement, and routing strategies to enable efficient PDN implementation.
  • Drive power integrity closure across multi-mode/multi-corner scenarios, identifying and mitigating droop, noise, and electromigration risks.
  • Work with package and system teams to co-optimize die-package-system PDN interactions, including bump/pad assignment and current distribution.
  • Develop and validate power models, including activity-based current profiles and transient analysis for realistic workload scenarios.
  • Partner with architecture and design teams to influence power-aware design decisions, including power domains, gating strategies, and current demand shaping.
  • Support signoff activities, including EM, IR, and reliability verification, ensuring design meets long-term reliability and manufacturability goals.
  • Debug and root-cause PDN-related issues during pre-silicon and post-silicon phases, including silicon correlation and model refinement.
  • Improve PDN methodologies through automation, scripting, and best-practice development across HBM programs.

Qualifications

  • Strong experience in power delivery network design and analysis for complex SoCs or high-performance ASICs.
  • Proficiency with EM/IR analysis tools such as RedHawk, Totem, or equivalent.
  • Proficiency with Spice based simulation tools and 3D modeling of PDN networks.
  • Solid understanding of IR drop, electromigration, dynamic voltage droop, and power noise mechanisms.
  • Experience with physical design flows and close interaction with floorplanning, routing, and implementation teams.
  • Familiarity with full RTL-to-GDSII design flow and signoff methodologies.
  • Strong analytical and debugging skills with the ability to drive complex issues to closure.

Preferred Qualifications

  • Experience with HBM, DRAM, or memory-centric SoC designs, including understanding of 3DIC power delivery challenges.
  • Familiarity with die-package-system co-design and advanced packaging technologies (e.g., 2.5D/3D integration).
  • Experience with transient and vector-based power analysis methodologies.
  • Knowledge of JEDEC standards and memory subsystem behavior.
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • Minimum 10 years of experience in a related field.
  • Proven ability to mentor and develop junior engineers.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

$146,000.00 - $297,000.00 a year

Additional compensation may include benefits, bonuses and equity.

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays.For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status,disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about yourright to work click here.

To learn more about Micron, please visit micron.com/careers

US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [email protected] or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,051,924 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Networking
Similar stack
Same company
Richardson
Network Engineer 3 days ago
$93k – $139k per year · In office · Full-Time · 5+ years exp · Bachelor's Degree · Mount Laurel
Python
DevOps
TCP/IP
BGP
OSPF
MPLS
Cybersecurity
Wireshark
Tcpdump
Apply
$87k – $157k per year · In office · TS/SCI · Full-Time · 6+ years exp · Bachelor's Degree · Oceanside
Management
Service Desk
Apply
$150k – $171k per year · Hybrid · Full-Time · 6+ years exp · McLean · Richmond · Chicago · New York
Apply
$170k – $186k per year · In office · Contractor · 5+ years exp · Phoenix
DevOps
Splunk
BGP
OSPF
Cybersecurity
Palo Alto NGFW
Management
Jira
ServiceNow
Apply
≈ $87k – $175k per year (Estimated) · In office · Full-Time · 5+ years exp · Phoenix
DevOps
Splunk
VPN
BGP
OSPF
Management
Jira
ServiceNow
Apply
$277k – $350k per year · Equity · In office · Full-Time · 12+ years exp · Bachelor's Degree · Austin · Cupertino
Python
Verilog
Perl
AI/ML
AWS Trainium
Machine Learning
DevOps
AWS
Chips/EDA
Cadence Virtuoso
Cadence Innovus
Synopsys PrimeTime
Synopsys HSPICE
Synopsys Fusion Compiler
Siemens Calibre
Cadence Voltus
Cadence Spectre
Synopsys StarRC
Cadence Quantus
Ansys RedHawk
Ansys Totem
Synopsys PrimeSim
Synopsys Custom Compiler
Apply
≈ $54k – $115k per year (Estimated) · Hybrid · Bachelor's Degree · Manchester
Python
Verilog
Perl
SystemC
Chips/EDA
Cadence Voltus
Ansys RedHawk
Synopsys PrimePower
Apply
Technical Architect 9 days ago
≈ $27k – $58k per year (Estimated) · In office · 10+ years exp · India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Ansys Totem
Cadence AFS
Apply
Senior Design Lead 9 days ago
≈ $25k – $56k per year (Estimated) · In office · 7+ years exp · India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
≈ $12k – $25k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Bachelor's Degree · Bengaluru
Python
Perl
Chips/EDA
Ansys RedHawk
Synopsys PrimePower
Apply
≈ $60k – $124k per year (Estimated) · In office · Full-Time · 1+ year exp · Bachelor's Degree · Boise
DevOps
TCP/IP
VLAN
Wi-Fi
BGP
Apply
≈ $13k – $34k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Tainan
Apply
≈ $13k – $34k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Miaoli
Apply
In office · Bengaluru
C++
DevOps
Linux
Apply
≈ $163k – $301k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · Boise
Python
SystemVerilog
Chips/EDA
UVM
Apply
$78k per year · In office · High School Diploma · Richardson
Apply
$82k – $108k per year · In office · 4+ years exp · Bachelor's Degree · Richardson
Analytics
Power BI
Management
Oracle ERP
Apply
$64k – $84k per year · In office · 2+ years exp · Bachelor's Degree · Richardson
Apply
$82k – $107k per year · In office · 5+ years exp · Bachelor's Degree · Richardson
Analytics
Power BI
Alteryx
Microsoft Excel
Apply
≈ $49k – $93k per year (Estimated) · Remote (United States) · Full-Time · 2+ years exp · High School Diploma · Chicago · Richardson
DevOps
Windows
Apply
See all jobs
This is one of many
2,051,924 more open roles from verified company boards, updated every day.