ASIC RTL Design Engineer

MosChip • Artificial Intelligence • Design & Creative • Verilog • SystemVerilog • 1 year ago
Apply now
Similar jobs
953,927open jobs
57,674companies
156,942added this week
Browse all
Salary
≈ $31k – $90k per year (Estimated)
Location
In office (Hyderabad)
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 28, 2026. First seen by Alion on Aug 29, 2025. MosChip scores D on the Alion truth index.

Overview
Company
Impact
Profile match

MosChip

MosChip provides turnkey ASIC design services, product engineering services that includes IoT, AI/ML, Data services, Cloud with design centers across US & India.
moschip.com • Bengaluru • Hyderabad • Hyderabad • Santa Clara • Texas City • Artificial Intelligence • Design & Creative • Science & Engineering • 501-1000 employees • Est. 2011
Tech stack of MosChip

company Overview

MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP, Semiconductor & Product Engineering and IoT solutions catering to Aerospace & Defense, Consumer Electronics, Automotive, Medical and Networking & Telecommunications.

Required Skills

  • Experience in Logic design / RTL coding is a must.
  • Experience is SoC design and integration for complex SoCs is a must.
  • Experience in Verilog/System-Verilog is a must.
  • Experience in Multi Clock designs, Asynchronous interface is a must.
  • Experience in using the tools in ASIC development such as Lint and CDC.
  • Experience in Synthesis / Understanding of timing concepts is a plus.
  • Experience in ECO fixes and formal verification.
  • Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset architecture.
  • Excellent oral and written communications skills.
  • Proactive, creative, curious, motivated to learn and contribute with good collaboration skills
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
953,927 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hyderabad
≈ $27k – $56k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Pune • George Town • Manila
Verilog
SystemVerilog
VHDL
Apply
≈ $16k – $43k per year (Estimated) • In office • Bachelor's Degree • Tyumen
Chips/EDA
Altium Designer
KiCad
OrCAD
DipTrace
Design
AutoCAD
Apply
≈ $148k – $278k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Mountain View
Verilog
SystemVerilog
AI/ML
Machine Learning
Apply
≈ $118k – $222k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Raleigh
C++
DevOps
GCP
Apply
≈ $61k – $104k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Warsaw
DevOps
RTOS
Linux
Apply
≈ $39k – $114k per year (Estimated) • In office • Internship • Bachelor's Degree • Singapore
Python
Verilog
C++
SystemVerilog
Perl
DevOps
Linux
Unix
Chips/EDA
UVM
Apply
≈ $26k – $61k per year (Estimated) • In office • 5+ years exp • Bengaluru
Python
Verilog
Ruby
C++
SystemVerilog
Perl
DevOps
Linux
Unix
Chips/EDA
Siemens ModelSim
UVM
Synopsys Verdi
Apply
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 3+ years exp • Moscow
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Xilinx Vivado
Apply
≈ $31k – $65k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $26k – $53k per year (Estimated) • In office • Full-Time • 3+ years exp • Yekaterinburg
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
Git
Linux
Chips/EDA
Xilinx Vivado
Apply
≈ $29k – $84k per year (Estimated) • In office • Full-Time • Hyderabad
Apply
≈ $26k – $62k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $26k – $62k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
Engineer - ASIC Design 3 months ago
In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $19k – $46k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $42k – $99k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Hyderabad
SystemVerilog
DevOps
Jenkins
Git
Chips/EDA
UVM
Management
Jira
Apply
≈ $36k – $96k per year (Estimated) • In office • 8+ years exp • Hyderabad
DevOps
Rest API
Incident Management
IAM
Cybersecurity
Least Privilege
Microsoft Entra ID
Active Directory
Management
Google Workspace
ServiceNow
Apply
≈ $42k – $106k per year (Estimated) • In office • 5+ years exp • Hyderabad
Python
AI/ML
Function Calling
AI Agents
PyTorch
LLM
SFT
Post-training
Context Engineering
Tool Use
Machine Learning
Apply
≈ $16k – $29k per year (Estimated) • In office • Internship • Bachelor's Degree • Hyderabad
Design
Canva
Apply
≈ $44k – $103k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Hyderabad
Python
JavaScript
Java
Node JS
DevOps
Splunk
Terraform
GCP
New Relic
OpenTelemetry
Datadog
Dynatrace
Prometheus
Azure
CI/CD
GitOps
AWS
Kubernetes
Grafana
Platform Engineering
AppDynamics
Apply
See all jobs
This is one of many
953,927 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles