Senior Lead Engineer - ASIC Design

MosChip • Artificial Intelligence • Design & Creative • Verilog • SystemVerilog • 3 months ago
Apply now
Similar jobs
798,808open jobs
51,006companies
125,723added this week
Browse all
Salary
≈ $38k – $90k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Staff
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 26, 2026. First seen by Alion on Jun 18, 2026.

Overview
Company
Impact
Profile match

MosChip

MosChip provides turnkey ASIC design services, product engineering services that includes IoT, AI/ML, Data services, Cloud with design centers across US & India.
moschip.com • Bengaluru • Hyderabad • Hyderabad • Santa Clara • Texas City • Artificial Intelligence • Design & Creative • Science & Engineering • 501-1000 employees • Est. 2011

company Overview

MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP, Semiconductor & Product Engineering and IoT solutions catering to Aerospace & Defense, Consumer Electronics, Automotive, Medical and Networking & Telecommunications.

Required Skills

  • Experience in Logic design / RTL coding is a must.
  • Experience is SoC design and integration for complex SoCs is a must.
  • Experience in Verilog/System-Verilog is a must.
  • Experience in Multi Clock designs, Asynchronous interface is a must.
  • Experience in using the tools in ASIC development such as Lint and CDC.
  • Experience in Synthesis / Understanding of timing concepts is a plus.
  • Experience in ECO fixes and formal verification.
  • Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset architecture.
  • Excellent oral and written communications skills.
  • Proactive, creative, curious, motivated to learn and contribute with good collaboration skills
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
798,808 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $39k – $93k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Apply
≈ $42k – $85k per year (Estimated) • In office • Full-Time • 8+ years exp • Pune
Python
Verilog
SystemVerilog
Perl
AI/ML
AI Agents
Machine Learning
DevOps
Linux
Apply
≈ $39k – $92k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
AI/ML
Vertex AI
TPU
Edge AI
Machine Learning
DevOps
GCP
Apply
≈ $38k – $90k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Synopsys Verdi
Apply
≈ $38k – $90k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
FPGA Engineer 10 hours ago
≈ $34k – $74k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Vapi
Python
Verilog
C++
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
Synplify Pro
Apply
$225k – $280k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Alameda
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Apply
In office • 5+ years exp
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Cadence Xcelium
Synopsys SpyGlass
UVM
Cadence JasperGold
Formal Verification
OneSpin
Management
Agile
Apply
In office • 10+ years exp • Master's Degree
Verilog
SystemVerilog
Apply
In office • 10+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $38k – $90k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
Engineer - ASIC Design 3 months ago
≈ $29k – $76k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $35k – $75k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
≈ $38k – $90k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Synopsys Verdi
Apply
≈ $29k – $76k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Synopsys Verdi
Apply
$26k – $52k per year • Equity 0–0.1% • In office • Full-Time • 3+ years exp • Bengaluru
Python
JavaScript
SQL
Node JS
Databases
DynamoDB
AI/ML
Cursor
LangChain
Claude Code
Embeddings
Prompt Engineering
RAG
OpenAI
Hugging Face
Machine Learning
DevOps
AWS
AWS Lambda
Amazon EC2
IAM
Amazon ECS
Apply
≈ $34k – $82k per year (Estimated) • In office • Bengaluru
Python
TypeScript
SQL
AI/ML
Function Calling
Speech Recognition
LLM
RAG
Text-to-Speech
LLM Guardrails
DevOps
GCP
AWS
Apply
≈ $41k – $91k per year (Estimated) • In office • Full-Time • 8+ years exp • Bengaluru
AI/ML
LLM
RAG
Agentic Workflows
DevOps
Azure
AWS
Apply
≈ $23k – $62k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Bengaluru
ABAP
Apex
ABAP
SAP BTP
Apex
MuleSoft
DevOps
Rest API
Azure
CI/CD
AWS
SOAP
Apply
Head of Marketing 1 day ago
≈ $38k – $91k per year (Estimated) • In office • Full-Time • Bengaluru
AI/ML
OpenAI
Anthropic
DevOps
AWS
Management
Basecamp
Marketing
YouTube
LinkedIn
Apply
See all jobs
This is one of many
798,808 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles