2,051,086open jobs
122,825companies
254,065added this week
Browse all
Salary
$225k – $280k per year
Location
In office (Sunnyvale, Austin)
Seniority
Principal · 10+ years exp
Visa
H-1B filings in 12 months: 1
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Dec 17, 2025.

Overview
Company
Impact
Profile match
Neurophos builds photonic AI processors — the T100 OPU delivers exaflop-scale inference at a fraction of GPU power.

About Neurophos

The demand for new data centers and AI compute is rapidly outpacing the planet's energy capacity. Digital solutions are hitting a power wall as we approach the physical limits of traditional silicon. Conquering this bottleneck means rethinking the fundamental architecture of inference compute. The industry's current path can't meet the need, so we're taking a different approach.

Instead of traditional electronic circuits, we use silicon photonics and an active, programmable metasurface to perform matrix multiplications at the speed of light. Our optical cells are 10,000x smaller than traditional photonic components, enabling unprecedented density. By using photonics instead of electricity, our chips become more efficient as they scale. This architecture will deliver up to 100 times the energy efficiency of existing solutions while significantly improving performance for large-scale AI inference.

We’ve assembled a world-class team of industry veterans and recently raised a $110M Series A led by Gates Frontier. Participants include M12 (Microsoft’s Venture Fund), Carbon Direct Capital, Aramco Ventures, Bosch Ventures, Tectonic Ventures, Space Capital, and others.

Join us and shape the future of computing!

Position Overview:

We are seeking a seasoned Principal Analog Design Engineer to play a vital role in developing cutting-edge full-custom electronic transceiver components that interface directly with our custom silicon photonics and are essential to our revolutionary photonic AI platform. You will be responsible for the full lifecycle of analog blocks, from specification and architecture down to tape-out-ready layout. Success in this role requires a deep understanding of transistor-level circuit design, linearity, noise performance, and signal integrity in CMOS processes up to GHz speeds. If you possess a proven track record of designing robust, ultra-fast analog circuits and are eager to work at the intersection of electronics and photonics, you will make a defining impact on the future of optical computing.

Location: San Jose, CA or Hsinchu, Taiwan. Full-time onsite position.

Key Responsibilities:

  • Design, simulate, and verify high-speed analog circuits, including but not limited to high-swing drivers, transimpedance amplifiers, ADCs, DACs, and PLLs, in deep-submicron CMOS technologies.

  • Define architecture and specifications for electronic blocks based on system-level requirements.

  • Perform full-custom schematic capture, advanced analog simulations, and complete physical layout, including DRC/LVS, of critical analog blocks using Cadence Virtuoso.

  • Ensure rigorous signal integrity and power integrity across all high-speed interconnects.

  • Conduct layout floor planning.

  • Conduct post-layout extraction and simulation to validate performance against parasitic effects.

  • Collaborate closely with the Photonics and Digital teams to optimize the electro-optic interface, maximizing performance across the combination of disciplines.

  • Collaborate with team members to prepare and conduct the bench characterization and production tests.

Qualifications:

  • MS or PhD in Electrical Engineering.

  • 10+ years of professional experience in full-custom analog integrated circuit design, 5+ years of dedicated experience in either GHz-speed RF or GHz-speed broadband analog design.

  • Demonstrated expert proficiency in the Cadence tool suite, specifically Virtuoso schematic, simulation, and custom layout.

  • Deep understanding of semiconductor device physics, linearity, noise analysis, and high-frequency circuit theory.

  • Proven track record of taking high-speed analog blocks from concept to mass production (successful tape-outs).

Preferred Skills:

  • A background in photonic transceivers or optical communication electronics.

  • Extensive design experience in TSMC latest technology nodes, such as N5P, N3P, and N2P.

  • Experience designing high-speed data converters.

  • Experience designing low-jitter clocking circuits, including PLLs.

  • Proficiency in electromagnetic simulation tools such as EMX or HFSS.

  • Experience with frequency domain simulation in Spectre RF.

What We Offer

This is an opportunity to play a pivotal role in an innovative startup redefining the future of AI hardware. Work on game-changing technology at the intersection of photonics and AI as part of a collaborative, brilliant team. You’ll contribute to a platform that redefines computational performance and accelerates the future of artificial intelligence. Come help us bring this transformative technology to the world.

Benefits

Join a team that invests in your future and your well-being. At Neurophos, we offer:

  • 100% coverage of base health plan premiums for you and your dependents, plus HSA contributions.

  • Unlimited PTO. No rigid vacation banks, just a focus on delivery.

  • 401(k) matching and stock option opportunities to ensure our success is your success.

  • Full suite of voluntary benefits, including Dental, Vision, Life, Hospital, Critical Illness, and Accident insurance.

  • Personalized Benefits. Choose the plans that fit your life and take the cash back for those that don’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,051,086 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Sunnyvale
≈ $111k – $217k per year (Estimated) · In office · Secret · Full-Time · 10+ years exp · High School Diploma · United States
SpaceTech
AS9100
Apply
EHS Lead 3 days ago
≈ $116k – $235k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Bachelor's Degree · Atlanta
Apply
$86k – $164k per year · Hybrid · Full-Time · 4+ years exp · Bachelor's Degree · Wilmington
C#
C++
MATLAB
MATLAB
Simulink
Design
AutoCAD
Management
Confluence
SpaceTech
IBM DOORS
MedTech
Human Factors Engineering
Apply
$170k – $229k per year · In office · TS/SCI · Full-Time · 8+ years exp · Bachelor's Degree · San Antonio
DevOps
VPN
Cybersecurity
Zero Trust
Robotics
Digital Twin
SpaceTech
SysML
MBSE
Apply
$69k – $131k per year · In office · Nationals only · Full-Time · 2+ years exp · Bachelor's Degree · Annapolis
Apply
≈ $20k – $53k per year (Estimated) · In office · 2+ years exp · Bengaluru
Chips/EDA
Cadence Virtuoso
Apply
$130k – $250k per year · In office · Full-Time · Cambridge
Python
SQL
MATLAB
Chips/EDA
Cadence Virtuoso
Ansys HFSS
Keysight ADS
JMP
Apply
Technical Architect 9 days ago
≈ $27k – $58k per year (Estimated) · In office · 10+ years exp · India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Ansys Totem
Cadence AFS
Apply
Solution Architect 9 days ago
≈ $33k – $57k per year (Estimated) · In office · 18+ years exp · India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Cadence AFS
Apply
Senior Design Lead 9 days ago
≈ $25k – $56k per year (Estimated) · In office · 7+ years exp · India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
$265k – $310k per year · Equity · In office · Full-Time · 15+ years exp · PhD · Austin
Python
MATLAB
AI/ML
Quantization
Chips/EDA
Cadence Virtuoso
Life Sciences
Design of Experiments
Apply
$245k – $285k per year · Equity · In office · Full-Time · 7+ years exp · Master's Degree · Austin
Python
MATLAB
MATLAB
Simulink
AI/ML
Quantization
SciPy
NumPy
Chips/EDA
Cadence Virtuoso
Apply
$84k – $112k per year · Equity · In office · Full-Time · 3+ years exp · Leuven
Chips/EDA
Photolithography
PVD
ALD
Statistical Process Control
Life Sciences
Design of Experiments
Apply
$260k – $300k per year · Equity · In office · Full-Time · 15+ years exp · PhD · Austin
Chips/EDA
Cadence Virtuoso
Apply
$84k – $100k per year · Equity · In office · Full-Time · Austin
Apply
≈ $124k – $291k per year (Estimated) · In office · PhD · Sunnyvale
Chips/EDA
PVD
Statistical Process Control
Apply
≈ $198k – $386k per year (Estimated) · In office · 10+ years exp · Sunnyvale
Python
C++
Perl
Apply
$95k – $125k per year · Equity · In office · 5+ years exp · High School Diploma · Sunnyvale
Apply
$163k – $220k per year · Equity · In office · Full-Time · 5+ years exp · Bachelor's Degree · Seattle · New York · Santa Clara · Sunnyvale
AI/ML
AWS Bedrock
Machine Learning
DevOps
AWS
Apply
≈ $186k – $370k per year (Estimated) · In office · 12+ years exp · Bachelor's Degree · Sunnyvale
AI/ML
Vertex AI
TensorFlow
PyTorch
TPU
Machine Learning
DevOps
GCP
Apply
See all jobs
This is one of many
2,051,086 more open roles from verified company boards, updated every day.