1,906,521open jobs
111,657companies
249,788added this week
Browse all
Salary
≈ $41k – $105k per year (Estimated)
Location
In office (Singapore)
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Aug 16, 2026.

Overview
Company
Impact
Profile match
InnoLight Technology has been a leading infrastructure enabler of cloud data centers, wireless networks, fiber-to-the-home, and metro up to long-haul optical networks ever since it was founded in April 2008. The company has R&D, manufacturing and sales fa.
Backed by CapitalG

岗位职责 / Responsibilities

1. 光芯片与器件设计与仿真(在导师/技术骨干指导下)

- 参与III-V族(InP)及硅基(SiPh)光芯片的研究与开发,协助完成器件建模、多物理场仿真、结构设计与优化工作核心器件方向包括:高速电光调制器(MZM)、高速光电探测器(PD)、光无源器件(耦合器、波分复用器)及MEMS光芯片(微镜、光开关)等

- 使用专业软件进行光学、电学、热学及力学多维度仿真,协助输出器件可行性分析、设计文档及技术报告

2. 版图实现与流片对接(在指导下完成)

- 参与光电收发芯片的物理版图(Layout)设计,使用KLayout、L-Edit或Virtuoso等工具完成从原理图到GDSII文件的生成

- 在导师指导下与流片厂商(Foundry)进行技术沟通,学习并遵循PDK(工艺设计套件)规则,熟悉流片全流程

3. 测试平台搭建与模型校准(在指导下参与)

- 参与光芯片与器件测试平台的搭建与调试,协助开展性能测试(包括插损、带宽、眼图、光谱响应等关键指标)

- 参与测试数据的处理与分析,辅助提取器件参数,支持“设计-仿真-测试”闭环的建立与优化

4. 系统协同与项目支持

- 与跨部门团队(如电芯片设计、封装、系统集成团队)协作,支持光电共封装(CPO)等前沿项目,在团队中承担具体研发任务

- 参与光通信系统级需求分析,理解芯片设计指标与系统应用之间的对应关系

任职要求 / Requirements

1. 2027届硕士及以上学历,光电类、光学工程类、电子工程类、微电子类、物理学类等相关专业

2. 211-双一流院校及以上优先

3. 在校期间有光芯片/光器件相关课题研究方向,具备扎实的理论基础

4. 专业技能

- 器件物理基础:深刻理解光通信系统中各类光器件的工作原理(如载流子色散效应、量子限制斯塔克效应、MEMS静电力驱动、波导光学等),能将物理原理与器件设计建立联系

- 仿真工具:熟练使用以下至少两类设计仿真工具(可在项目/课题中证明):

- 光学/光电子:Lumerical(FDTD/MODE/INTERCONNECT)、RSoft、Photon Design、Silvaco TCAD

- 电磁/多物理场:Ansys HFSS、COMSOL Multiphysics

- 电路/版图:Cadence Virtuoso、Mentor Graphics(L-Edit)、KLayout、ADS

- 测试与调试(加分项) :了解光通信器件测试流程,有网络分析仪、光谱仪、误码仪等测试仪器操作经验者优先

- 编程能力:熟练使用Python、MATLAB或类似工具,有数据处理、仿真自动化或科学计算经验

- 流片经验(加分项) :具备硅光(SiPh)或III-V族(InP)芯片流片/MPW项目经历,或在校课题中有流片相关合作经验

5. 软技能

- 逻辑与学习能力:逻辑清晰,善于分析和解决技术问题,具备快速学习新工具、新工艺的能力

- 沟通与协作:具备良好的团队合作精神和跨部门沟通意识,乐于分享与交流技术见解

- 工程素养:具备规范的文档编写习惯,责任心强,能在多任务环境中高效交付

6.英语CET-6及以上,能够熟练阅读英文技术文献及Foundry PDK文档,具备英文技术报告撰写能力

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,906,521 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Singapore
ASIC Design Engineer 3 months ago
≈ $43k – $90k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Singapore
Python
Verilog
C++
SystemVerilog
Perl
DevOps
Git
GitHub
Chips/EDA
Formal Verification
Apply
≈ $72k – $142k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Singapore
Verilog
Apply
≈ $74k – $147k per year (Estimated) • In office • Full-Time • 5+ years exp • Singapore
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
In office • Full-Time • Bachelor's Degree • George Town
C++
C++
Qt
DevOps
Windows
Apply
$318k – $485k per year • In office • Full-Time • San Francisco
Python
AI/ML
OpenAI
Apply
≈ $36k – $82k per year (Estimated) • In office • 5+ years exp • Hangzhou
Verilog
Chips/EDA
Cadence Virtuoso
Apply
≈ $95k – $179k per year (Estimated) • In office • 4+ years exp • Salt Lake City
Chips/EDA
Ansys HFSS
Keysight ADS
SpaceTech
DO-160
Defense
MIL-STD-461
TEMPEST
Apply
$150k – $190k per year • Equity • Hybrid • Full-Time • Bachelor's Degree • Boulder
AI/ML
AI Agents
Chips/EDA
KLayout
SpaceTech
ANSYS
Apply
$140k – $180k per year • Equity • Hybrid • Full-Time • Bachelor's Degree • Boulder
Chips/EDA
KLayout
Photolithography
Plasma Etch
CVD
PVD
Ellipsometry
Apply
≈ $121k – $273k per year (Estimated) • In office • Full-Time • Cary
Chips/EDA
Cadence Virtuoso
Apply
≈ $17k – $43k per year (Estimated) • In office • Full-Time • Suzhou
Chips/EDA
Cadence Virtuoso
Ansys HFSS
KLayout
Tanner L-Edit
Apply
≈ $17k – $43k per year (Estimated) • In office • Full-Time • Suzhou
Chips/EDA
Cadence Virtuoso
Ansys HFSS
KLayout
Tanner L-Edit
Apply
≈ $16k – $39k per year (Estimated) • In office • Full-Time • Suzhou
Apply
≈ $15k – $38k per year (Estimated) • In office • Full-Time • Chengdu
Apply
≈ $17k – $43k per year (Estimated) • In office • Full-Time • Shanghai
Apply
Process Engineer 11 hours ago
≈ $28k – $47k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Singapore
Apply
≈ $38k – $75k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Singapore
Apply
≈ $29k – $79k per year (Estimated) • In office • Full-Time • Singapore
Analytics
Microsoft Excel
Apply
≈ $38k – $75k per year (Estimated) • In office • Full-Time • Singapore
Apply
≈ $43k – $97k per year (Estimated) • In office • Full-Time • Singapore
Python
SQL
DevOps
GCP
AWS
Apply
See all jobs
This is one of many
1,906,521 more open roles from verified company boards, updated every day.