Overview
Company
Profile match
Impact
Conditions
Benefits
Hiring process
Similar jobs

NXP

NXP is a global semiconductor company creating solutions that enable secure connections for a smarter world.

Context

Wireless Battery Management Systems have become popular in recent years, as they yield a large number of advantages over the wired BMS systems (for more details, see NXP Announces Industry-First Ultra-Wideband Wireless Battery Management System Solution).

The goal of the study is to assess performance of NB wireless system, by means of VNA captures and PER measurements with NB devices (e.g. BLE KWxx).

The assignment requires signal processing and wireless communication expertise (experience with physical layer algorithms of some the following standards: UWB, WiFi, BLE…).

Your responsibilities

The contributor will be responsible for/perform one or more of the following tasks :

  • Understand the scope and NB signal processing for wireless BMS
  • Getting familiar with NB SW and HW for running PER tests inside battery pack(s)
  • Performance evaluation, conclusions and recommendations
  • Participate in report writing

Your profile

  • Education level: Master Degree in electrical engineering
  • Expertise required in signal processing
  • Knowledge of some wireless communication (UWB, WiFi, BLE, 3GPP…)
  • MATLAB programming skills
  • C programming is a plus.
  • Organized, autonomous, and curious student required.
  • Fluent English mandatory, working in an international multi-site team.

More information about NXP in France...

#LI-8e4d

Recommended for you based on this role

Similar stack
Same company
In your city
In office • Full-Time • Austin
Apply
In office • Full-Time • Master's Degree • Munich • Eindhoven
Apply
In office • Full-Time • 15+ years exp • Master's Degree • Eindhoven
C++
MATLAB
Python
AI/ML
Claude
Apply
In office • Full-Time • 7+ years exp • Master's Degree • Sophia Antipolis • Caen • Hamburg
Apply
In office • Full-Time • 3+ years exp • Master's Degree • Noida • Bengaluru
Apply
In office • Full-Time • Bachelor's Degree • Austria
C++
Python
Apply
SENIOR DESIGN ENGR 2 days ago
In office • Full-Time • Noida • Bengaluru
Assembly
SystemVerilog
Verilog
Chips/EDA
Formal Verification
UVM
Apply
$71k – $98k per year • In office • Full-Time • 10+ years exp • Catania
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$71k – $98k per year • In office • Full-Time • 10+ years exp • Master's Degree • Catania
Perl
Python
SystemVerilog
Verilog
Chips/EDA
Cadence Genus
Formal Verification
Siemens QuestaSim
Synopsys Design Compiler
Synopsys Formality
Synopsys PrimeTime
Apply
In office • Full-Time • 3+ years exp • Master's Degree • Milan
Perl
Python
SystemVerilog
Chips/EDA
Formal Verification
UVM
Apply
Career impact
Discover how this job can transform your career
Get a personal career forecast for this job - salary uplift, next-level role, skill boost and a 3-year financial impact, all calculated from your profile.
Personal salary uplift vs. your current pay
Your 3-year career trajectory
Skills you will level up in this role
3-year financial impact in dollars
Create free account
Free forever • Less than a minute • No credit card

Work setup

Location
Toulouse
Remote work
In office
Employment
Full-Time