Salary
≈ $28k – $75k per year (Estimated)
Location
In office (Noida)
Seniority
Principal · 10+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch semiconductor manufacturer headquartered in Eindhoven and founded in 2006 as a spin-off from Philips. The company designs and produces a wide range of products including microcontrollers, application processors, communication processors, analog and power management devices, and connectivity solutions. It operates globally with manufacturing facilities and research centers across Europe, Asia, and the Americas, primarily serving the automotive, industrial, IoT, and mobile markets.
An experienced Digital Design Engineer is responsible for designing, developing, and optimizing digital logic circuits and systems for semiconductor, FPGA, or ASIC-based products. The role involves working across the full design cycle-from specification and RTL design to verification, synthesis, and silicon validation.
Key Responsibilities
- Design and develop RTL (Register Transfer Level) code using Verilog/SystemVerilog/VHDL
- Architect and implement complex digital blocks and subsystems
- Perform functional verification using simulation tools and methodologies (UVM/OVM)
- Develop and execute testbenches and validation plans
- Perform logic synthesis, timing analysis, and area optimization
- Debug and troubleshoot design issues at RTL, gate, and silicon levels
- Collaborate with verification, physical design, and firmware teams
- Ensure designs meet power, performance, and area (PPA) targets
- Participate in design reviews, code reviews, and technical discussions
- Work with EDA tools for design implementation and validation
- Support post-silicon validation and bring-up activities
Required Skills & Expertise
Technical Skills
- Strong proficiency in:
- Verilog / SystemVerilog / VHDL
- Experience with:
- RTL design and simulation tools (ModelSim, VCS, Xcelium)
- Synthesis tools (Design Compiler, Genus)
- Static Timing Analysis (PrimeTime)
- Understanding of:
- Digital logic design concepts
- FSMs, pipelining, clock domain crossing (CDC)
- Low-power design techniques
- Knowledge of:
- FPGA/ASIC design flow
- Bus protocols (AXI, AHB, APB)
- Experience in debugging using:
- Waveform tools (Verdi, SimVision)
Preferred Skills
- Experience with UVM-based verification methodology
- Familiarity with DFT (Design for Testability) concepts
- Exposure to scripting languages like Python, Perl, or TCL
- Knowledge of hardware-software co-design
- Experience in high-speed interfaces or SoC design
Experience Requirements
- Typically 10+ years of experience in digital design or ASIC/FPGA development
- Proven track record of successful tape-outs or product deliveries
Education
- Bachelor’s or Master’s degree in:
- Electronics Engineering
- Electrical Engineering
- VLSI Design
- Computer Engineering
Soft Skills
- Strong problem-solving and debugging abilities
- Excellent communication and teamwork skills
- Ability to work in fast-paced, deadline-driven environments
- Attention to detail and quality-focused mindset
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Noida
≈ $120k – $262k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Boise
SystemVerilog
Chips/EDA
Cadence Genus
Cadence JasperGold
Cadence Xcelium
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys SpyGlass
Synopsys Verdi
Apply
Staff Digital Design Engineer
7 days ago
In office • Full-Time • 6+ years exp • Seoul
C++
Perl
Python
Verilog
Frontend
Lighthouse
Chips/EDA
Cadence Genus
Cadence Tempus
Synopsys Design Compiler
Synopsys PrimeTime
Apply
≈ $41k – $83k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
SystemVerilog
Verilog
Frontend
Lighthouse
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys Verdi
UVM
Apply
Staff VLSI Design Engineering
6 days ago
≈ $41k – $83k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Bengaluru
SystemVerilog
Verilog
Frontend
Lighthouse
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys Verdi
UVM
Apply
Senior Principal Verification Engineer
6 days ago
≈ $116k – $252k per year (Estimated) • In office • Full-Time • 15+ years exp • Master's Degree • Chandler
SystemVerilog
Verilog
Chips/EDA
Cadence Xcelium
UVM
Management
Linear
Apply
ML/AI Compiler Engineer
6 days ago
Remote/Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Bucharest
C++
Python
C++
LLVM
PyTorch C++
TensorFlow C++
AI/ML
ONNX
PyTorch
TensorFlow
TensorRT
Edge AI
Apply
ML/AI Junior Compiler Engineer
6 days ago
Remote/Hybrid • Full-Time • 1+ year exp • Bachelor's Degree • Bucharest
C++
Python
C++
LLVM
PyTorch C++
TensorFlow C++
AI/ML
ONNX
PyTorch
TensorFlow
TensorRT
Edge AI
Apply
Lead Data Platform Engineer
6 days ago
≈ $32k – $74k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Bengaluru
Bash
Python
Databases
Databricks
DevOps
AWS
CI/CD
GitLab CI
Platform Engineering
Self-Healing
GitLab
Apply
Apply
≈ $26k – $64k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Bengaluru
Bash
Python
Databases
Databricks
DevOps
AWS
CI/CD
GitLab CI
Platform Engineering
Self-Healing
GitLab
Apply
Mainframe DB2 System Programmer
3 hours ago
≈ $26k – $69k per year (Estimated) • In office • Full-Time • 9+ years exp • Bachelor's Degree • Bengaluru • Hyderabad • Chennai • Noida
Databases
Db2
IMS
Apply
Sr Engineer II - C++ Developer
3 hours ago
≈ $22k – $57k per year (Estimated) • Remote/Hybrid • Full-Time • 4+ years exp • Noida • Gurgaon
C++
Apply
In office • Full-Time • Noida
C#
SQL
TypeScript
JavaScript
C#
.NET
Databases
Oracle
Frontend
Angular
DevOps
Incident Management
SLI/SLO/SLA
Apply
Director - Business Data Services 3
7 hours ago
≈ $26k – $55k per year (Estimated) • Remote/Hybrid • Full-Time • Bachelor's Degree • Noida
AI/ML
AI Agents
Edge AI
Apply
Director of Engineering
8 hours ago
≈ $28k – $60k per year (Estimated) • In office • Bachelor's Degree • Noida
Java
C#
TypeScript
JavaScript
C#
.NET
Frontend
Angular
React.js
DevOps
AWS
GCP
Apply
This is one of many
368,634 more open roles from verified company boards, updated every day.

