1,898,153open jobs
111,435companies
253,890added this week
Browse all
Salary
≈ $30k – $68k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Staff · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 21, 2026. First seen by Alion on Oct 8, 2026. NXP Semiconductors scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch chipmaker established in 2006 when Philips spun out its semiconductor division, and it concentrates on embedded processing rather than general purpose computing. Its largest market is automotive, where it supplies radar sensors, vehicle networking, battery management and the secure processors behind keyless entry and digital car keys, alongside industrial and internet of things microcontrollers, mobile secure elements and communications infrastructure silicon. Headquartered in Eindhoven and listed on Nasdaq, it is one of the leading suppliers of near field communication and automotive processing chips in the world.

NXP's MCU/MPU Engineering (MME) team is a central engineering organization responsible for developing and delivering Systems-on-a-Chip (SoCs) for NXP's Automotive, Edge, Radar Processing and Advanced Analog business lines.

MME's SoC Front End team produces design solutions covering the very wide range of SoCs required by the business lines. The team is challenged to produce industry-leading solutions covering very cost-sensitive, low-power devices to highly integrated, high-performance, multi-cohort devices compliant with the latest automotive and industrial safety and security standards.

Scope of Responsibilities/Expectations

  • Leading SOC debug , micro-architecture, and integration of the System on Chip (SOC) from initial specification till tape out and beyond
  • Drive and implement best SoC design methodology/practices and scale it across different business lines.
  • Signing off RTL, timing constraints, CDC, RDC and work with different functions like verification, DFT, synthesis, etc. to get to a production quality Silicon.
  • Documenting the SOC design and micro-architecture for usage by other SOC functions
  • Provide debug design support for any silicon related debugs of chips in post-silicon phase.

Specific Knowledge/Skills

  • ASIC designers with experiences in all aspects of RTL design flow from Specification/Micro-architecture definition to design.
  • Experience with Arm Cortex-M/A/R processor-based SoC debug infrastructure handling
  • ARM CoreSight, ETM, STM, DAP, CTI, JTAG, SWD, Trace32, ARM Debug, ARM Trace integration exposure
  • Experience: 5-10 Years in IP/SOC design with successful delivery of production quality chips
  • Good knowledge of Digital Design and hands-on experience with Verilog RTL coding/integration of debug logic
  • Should have a firm understanding and hands-on experience on Chip Assembly, IP Integration, RTL signoff tools and CDC/RDC/Lint/Synthesis.
  • Familiarity with Computer architecture: knowledge of microprocessors (ARM, RISC-V), bus protocols preferred (AXI/ACE/APB/ATB). Knowledge on CPU architecture, Core-sight and peripherals like PCIe, USB, DDRs is highly desirable.
  • Strong domain knowledge of Clocking, Reset, System modes, debug, interconnect, safety, security and other architectures Know-how of Serial Interfaces, Multimedia, External Bus Interfaces
  • Self-motivated to drive issues to closure. Should be a team player and willing to work with cross functional teams on issues resolution.
  • Excellent written and verbal communication skill.
  • Creative problem-solving skills, logic analysis skills, ability to logically break complex problems down to manageable components.

More information about NXP in India...

#LI-29f4
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,898,153 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $27k – $57k per year (Estimated) • In office • Full-Time • 6+ years exp • PhD • Bengaluru • Gandhinagar • Hyderabad
Python
C++
SystemC
C++
CMake
DevOps
GitHub Actions
RTOS
CI/CD
Jenkins
Git
QEMU
Linux
Cybersecurity
Shift-Left Security
Management
Agile
Apply
Lead Hardware Engr 8 hours ago
≈ $25k – $57k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Bengaluru
Chips/EDA
LTspice
Mentor Xpedition
Analytics
Microsoft Excel
SpaceTech
DO-160
Apply
≈ $29k – $59k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Pune
C
C++
C
Embedded C
AI/ML
Copilot
DevOps
RTOS
CI/CD
GitHub
Cybersecurity
SBOM
Management
Agile
SpaceTech
FMEA
MedTech
ISO 13485
ISO 14971
IEC 62304
EU MDR
CAPA
Apply
≈ $31k – $71k per year (Estimated) • Hybrid • 5+ years exp • Bachelor's Degree • Bengaluru
MATLAB
MATLAB
Simulink
DevOps
TCP/IP
Robotics
EtherCAT
Apply
≈ $31k – $71k per year (Estimated) • Hybrid • 6+ years exp • Bachelor's Degree • Bengaluru
Apply
≈ $75k – $171k per year (Estimated) • Hybrid • 6+ years exp • Master's Degree • Aix-en-Provence
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
SMTS Logic Design 3 days ago
$127k – $288k per year • Equity • Hybrid • 10+ years exp • Hillsboro
Python
Verilog
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Apply
Sr Consultant 3 days ago
≈ $51k – $118k per year (Estimated) • In office • Acrelândia
Verilog
C++
Chips/EDA
Synopsys VCS
UVM
Apply
Solution Architect 3 days ago
≈ $52k – $123k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
≈ $68k – $140k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
≈ $24k – $54k per year (Estimated) • In office • Full-Time • 7+ years exp • Noida
Verilog
C++
VHDL
Perl
Defense
Radar Signal Processing
Apply
≈ $30k – $62k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
SpaceTech
FMEA
Apply
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Noida
Rust
DevOps
RTOS
Linux
IoT
Zephyr OS
Apply
≈ $16k – $41k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Noida
Rust
DevOps
RTOS
Linux
IoT
Zephyr OS
Apply
SoC Verification 14 days ago
≈ $17k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Noida • Bengaluru
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Formal Verification
Apply
≈ $17k – $42k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Bengaluru • Hyderabad
Verilog
SystemVerilog
DevOps
Unix
Chips/EDA
Siemens QuestaSim
UVM
Apply
≈ $16k – $43k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Bengaluru
Analytics
Microsoft Excel
Design
Canva
Apply
≈ $11k – $30k per year (Estimated) • In office • Full-Time • Bengaluru • Mumbai • Pune • Noida • Gurgaon
Apply
≈ $18k – $45k per year (Estimated) • Remote (India) • Full-Time • 10+ years exp • Master's Degree • Bengaluru • Mumbai • Pune • Noida • Gurgaon
SpaceTech
QGIS
Apply
≈ $5k – $10k per year (Estimated) • Remote (India) • Full-Time • 2+ years exp • Bengaluru • Mumbai
SpaceTech
QGIS
Apply
See all jobs
This is one of many
1,898,153 more open roles from verified company boards, updated every day.