Salary
≈ $39k – $94k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Principal · 12+ years exp
Confirmed on the employer's own hiring board on Sep 27, 2026. First seen by Alion on Sep 27, 2026. onsemi scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Onsemi is an American semiconductor company that was spun out of Motorola in 1999 and has since narrowed itself from a broad commodity chip supplier into a focused power and sensing business. Its silicon carbide and silicon power devices go into electric vehicle traction inverters, chargers and industrial drives, while its image sensors are used in automotive cameras and industrial vision, and it has deliberately exited lower-margin product lines to concentrate on these markets. Headquartered in Scottsdale, Arizona and listed on Nasdaq, it owns its own silicon carbide substrate manufacturing to secure supply.
OnSemi is seeking a Principal Physical DFT Engineer, NEW PRODUCT DEVELOPMENT, Power Management, to join our growing team in Bengaluru, India. This group is responsible for development of Power management products including DC-DC PMIC/POL, Multiphase controllers, Dr. MOS, AC-DC converters, LED drivers, SiC drivers, Switches and efuses for consumer, industrial and automotive applications.
In this role, you will focus on the following:
- DFT Lead with expertise various Scan implementation like Stuck-At, MBIST, iJTAG, BSCAN, Transition, bridge faults
- Providing timing constraints for scan modes
- Pattern simulation with zero delay and SDF
- Coverage analysis and improvement suggestions to design
- Low power issues fix post DFT implementation
- Post silicon debug
- Solid understanding of Verilog, TCL and Perl/Python/XML programming languages
- Strong in problem solving with deep understanding of technical issues.
- Candidate should have keen eye to improve existing flow and methods with positive impact on PPA.
Qualifications
- BS in Electrical Engineering or related + 12 years of experience, or MS + 11 years of experience in working and leading Digital Design, Architecture and ASIC/Mixed signal chip developments
- Solid understanding of RTL design, CDC, ASIC synthesis, timing analysis and CDC, P&R, UPF
- Solid understanding of Verilog, TCL and Perl/Python/XML programming languages
- Solid track record of releasing complex ICs to market
- Ability to clearly articulate issues, challenges, and concerns to all levels of management
- Must have good written and verbal cross-functional communication skills
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
861,412 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Bengaluru
≈ $39k – $79k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Pune
Verilog
SystemVerilog
VHDL
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Formal Verification
Apply
Sr. Staff RTL Eng
28 days ago
≈ $40k – $82k per year (Estimated) • In office • Full-Time • 14+ years exp • PhD • Pune
Verilog
SystemVerilog
SystemC
AI/ML
Computer Vision
Machine Learning
Chips/EDA
Cadence Xcelium
Apply
Senior Staff Firmware Engineer
28 days ago
≈ $40k – $81k per year (Estimated) • In office • Full-Time • 15+ years exp • Bachelor's Degree • Pune
Python
C++
DevOps
RTOS
Apply
≈ $40k – $80k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Pune
C++
Apply
Staff Engineer - Post Siiicon Validation
24 days ago
≈ $38k – $77k per year (Estimated) • In office • Full-Time • 8+ years exp • Pune
Python
Verilog
VHDL
Perl
AI/ML
BERT
Apply
Mechanical Engineering Expert - Remote
1 day ago
$160k – $260k per year • Remote (United States) • 1+ year exp • Bachelor's Degree
Python
AI/ML
SciPy
NumPy
Analytics
Matplotlib
Apply
Staff Software Engineer
1 day ago
$137k – $203k per year • Remote (United States) • Full-Time • 8+ years exp • Bachelor's Degree • United States
Python
Python
Flask
Django
Databases
PostgreSQL
Apply
Sr. Machine Learning Engineer
1 day ago
≈ $112k – $245k per year (Estimated) • Remote (United States, Canada) • 7+ years exp
Python
AI/ML
Airflow
OpenCV
MLFlow
Triton Inference Server
Quantization
Knowledge Distillation
Diffusion Models
Computer Vision
TensorRT
Kubeflow
PyTorch
Pillow
scikit-image
TorchServe
Edge AI
ONNX Runtime
Model Distillation
DevOps
Rest API
GCP
Prometheus
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Grafana
Cybersecurity
SOC 2
Apply
Senior Software Engineer
1 day ago
In office • 5+ years exp • Bachelor's Degree
Python
JavaScript
TypeScript
SQL
Node JS
AI/ML
TensorFlow
PyTorch
Edge AI
Frontend
React.js
DevOps
Rest API
gRPC
Terraform
Ansible
CloudFormation
Datadog
Prometheus
WebSockets
CI/CD
AWS
Docker
Kubernetes
Grafana
Amazon EKS
AWS Lambda
Amazon EC2
Incident Management
Amazon S3
Amazon CloudWatch
Cybersecurity
SOC 2
Apply
Senior Data Engineer
1 day ago
$76k – $91k per year • Hybrid • Full-Time • 3+ years exp • Kraków
Python
SQL
Databases
Snowflake
Databricks
Apache Kafka
Google BigQuery
Trino
BigQuery
AI/ML
Dagster
DevOps
AWS
Amazon S3
Cybersecurity
GDPR
Apply
Staff STA Engineer
1 day ago
≈ $46k – $94k per year (Estimated) • In office • 6+ years exp • Bengaluru
Python
Verilog
Perl
Apply
Analog Layout Engineer
4 days ago
≈ $23k – $54k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Bengaluru
Python
Perl
DevOps
Unix
Apply
Principal Verification Engineer
5 days ago
≈ $41k – $97k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
Sr Principal Digital Design Engineer
13 days ago
≈ $40k – $95k per year (Estimated) • In office • 14+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
Apply
Staff ASIC Verification Engineer
21 days ago
≈ $48k – $97k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
Staff STA Engineer
1 day ago
≈ $46k – $94k per year (Estimated) • In office • 6+ years exp • Bengaluru
Python
Verilog
Perl
Apply
AI / ML Engineer
1 day ago
≈ $39k – $99k per year (Estimated) • In office • 5+ years exp • Bengaluru
AI/ML
LangGraph
LangChain
Claude
AI Agents
AutoGPT
TensorFlow
CrewAI
Gemini
LLM
LLMOps
GPT-4
LLM Guardrails
Multi-Agent Systems
Machine Learning
DevOps
GCP
Azure
CI/CD
AWS
Apply
Senior Software Engineer - AI Platform
1 day ago
≈ $30k – $63k per year (Estimated) • In office • 6+ years exp • Bengaluru
Python
AI/ML
LLM
Agentic Workflows
DevOps
Rest API
gRPC
Docker
Kubernetes
Platform Engineering
Apply
Mobile Developer (React Native)
1 day ago
In office • 5+ years exp • Bengaluru
JavaScript
Kotlin
TypeScript
Swift
AI/ML
Copilot
Cursor
ChatGPT
LLM
Frontend
GraphQL
React.js
Mobile
React Native
Firebase
Expo
State Management
Crashlytics
DevOps
Rest API
CI/CD
Git
Management
Gmail
Telegram
WhatsApp
QA
Sentry
Apply
SAP S/4HANA Finance Consultant
1 day ago
≈ $23k – $62k per year (Estimated) • In office • 6+ years exp • Gandhinagar • Mumbai • Pune • Bengaluru
Apply
This is one of many
861,412 more open roles from verified company boards, updated every day.

