Mixed Signal Verification Engineer

onsemi is seeking a Mixed Signal Verification Engineer to join its Core Analog IP Development Centre of Excellence in Cork, Ireland. You will verify mixed-signal IP, complex systems-on-chip (SoCs) and digital-on-top subsystems supporting the Treo platform, including power, clock, monitoring and reset functions.

Your primary focus will be developing and executing verification plans and reusable environments that validate interactions between analog blocks and their controlling RTL/digital logic. You will combine analog/digital co-simulation with behavioural and real-number modelling to achieve appropriate accuracy, performance and coverage. Working closely with analog designers, digital designers and system architects, you will identify integration issues, debug cross-domain behaviour and provide clear evidence of verification closure. Hands-on experience using the latest mixed-signal verification tools and flows from major EDA vendors is essential.

Mixed-Signal Verification Planning and Execution

• Develop requirements-driven verification plans for mixed-signal IP, complex SoCs and digital-on-top subsystems, defining scenarios, checkers, coverage goals and completion criteria.
• Build and maintain reusable SystemVerilog/UVM-based verification environments, integrating analog models and co-simulation configurations with controlling RTL/digital logic.
• Verify analog/digital interactions including register programming, handshaking, status reporting, interrupts, calibration controls and feedback between analog functions and digital control logic.
• Develop directed and constrained-random tests for operating modes, start-up, shutdown, reset, power and clock sequencing, fault conditions and recovery behaviour.
• Implement assertions, scoreboards and functional coverage to check mixed-signal behaviour, track requirements and identify verification gaps.
• Execute regressions, analyse failures, drive coverage closure and document verification results, residual risks and readiness for design release.

Analog/Digital Co-Simulation, Modelling and Debug

• Configure and run mixed-signal co-simulations combining transistor-level or behavioural analog blocks with controlling RTL/digital logic at subsystem and SoC level.
• Develop, integrate and validate Verilog-AMS and SystemVerilog real-number models (RNM), selecting abstraction levels that balance simulation accuracy, runtime and verification objectives.
• Manage analog/digital boundary behaviour, including connect modules, signal disciplines, voltage thresholds, timing, tolerances and model initialisation.
• Debug failures across analog waveforms, digital transactions and RTL control sequences; distinguish design defects from modelling, configuration and testbench issues.
• Collaborate with analog and digital design teams to correlate models with circuit behaviour and verify power, clock, monitoring and reset functions across relevant operating conditions and process, voltage and temperature corners.
• Use current-generation mixed-signal verification tools from major EDA vendors, optimise co-simulation configurations and maintain reproducible simulation and debug flows.

Collaboration, Automation and Methodology

• Work with system architects, IP owners and integration teams to clarify requirements, identify cross-domain risks and agree verification responsibilities.
• Participate in specification, design and verification reviews; communicate defects, coverage progress and technical trade-offs clearly.
• Automate simulation setup, regression execution, results analysis and reporting using scripting and version-controlled workflows.
• Improve reusable verification components, modelling practices and documentation, sharing practical knowledge across analog and digital engineering teams.

• A bachelor’s or master’s degree in electrical or electronic engineering, computer engineering or a closely related discipline, with 4-8 years of relevant IC verification experience.
• Demonstrated mixed-signal verification experience on complex SoCs or digital-on-top subsystems, including co-simulation of analog blocks with their controlling RTL/digital logic.
• Hands-on experience using the latest mixed-signal verification tools and current-generation simulation, modelling and debug flows from major EDA vendors such as Cadence, Synopsys or Siemens EDA, with practical proficiency in at least one major-vendor tool suite.
• Strong SystemVerilog and UVM skills, including reusable testbench development, constrained-random stimulus, assertions, scoreboards and functional coverage.
• Practical experience with analog behavioural modelling and real-number modelling using Verilog-AMS and/or SystemVerilog RNM, including model validation and integration into mixed-signal environments.
• A sound understanding of analog circuit behaviour and digital RTL, including power and clock control, reset sequencing, register interfaces and analog/digital boundary effects.
• Experience translating specifications into verification plans, debugging cross-domain failures and driving regression and coverage closure.
• Proficiency with Linux-based engineering environments, version control and scripting languages such as Python, Tcl or Perl for verification automation.
• Strong analytical, communication and teamwork skills, with the ability to work independently on verification tasks and collaborate effectively across analog, digital and system teams.

Desirable Experience

• Experience verifying automotive ICs or subsystems, with familiarity with automotive development processes, quality expectations and requirements traceability.
• Functional safety experience, including familiarity with ISO 26262, safety requirements, fault injection, diagnostic mechanisms and verification of fault detection and safe-state behaviour.
• Experience with power-management, clocking, monitoring or reset IP, including LDOs, DC-DC regulators, bandgap references, oscillators and PLLs in BCD or other mixed-signal technologies.
• Experience with low-power verification, UPF-aware flows, firmware-driven subsystem tests, continuous integration or correlation of verification results with silicon measurements.