2,051,086open jobs
122,825companies
254,065added this week
Browse all
Salary
≈ $44k – $86k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Architect · 20+ years exp

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Jul 29, 2026. Qualcomm scores C on the Alion truth index.

Overview
Company
Impact
Profile match
Qualcomm is an American semiconductor and wireless technology company founded in 1985 and headquartered in San Diego, California. It holds foundational patents in CDMA and the 3G, 4G and 5G cellular standards, licensing them to nearly every handset maker in the world, while its chip division designs the Snapdragon platforms that power a large share of Android smartphones, personal computers, wearables and connected cars. The company has been diversifying away from smartphone dependence into automotive digital cockpit and driver assistance systems, industrial internet of things, and on-device AI processing through its Hexagon and Oryon architectures.

Company:

Qualcomm India Private Limited

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next generation experiences and drives digital transformation to help create a smarter, connected future for all. As an ASIC Design Manager (Principal/ Director-Level) in the Custom Silicon Group, you will lead the development and delivery of next-generation, high-performance SoCs from concept to tapeout. You will be responsible for driving the complete silicon development lifecycle, spanning architecture, RTL design, integration, physical design, verification, silicon bring-up, and production readiness. In addition to providing technical and organizational leadership, you will serve as a key customer-facing engineering leader, partnering with strategic customers and stakeholders to translate business requirements into successful silicon solutions.

You will lead a team of engineers and work closely with cross-functional groups across geographies -- including RTL design, verification, CAD, and integration teams. Your role will be pivotal in shaping the physical design strategy, ensuring design convergence, and maintaining signoff integrity across timing, power, and area metrics.

Minimum Qualifications:

• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 8+ years of Hardware Engineering or related work experience.

OR

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 7+ years of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.

Principal Duties and responsibilities:

  • Demonstrate proven experience in executing responsibilities across multiple sites.
  • Lead and manage a team across multiple functions.
  • Design closure and tapeout expertise in advanced technology nodes.
  • Complete ownership of PnR implementation, including Floor planning, Placement, CTS, and post-route activities on the cutting-edge nodes.
  • Possess mandatory signoff knowledge, including STA, Power Analysis, FV, Low Power Verification and PV.
  • Collaborate effectively to resolve issues related to constraints validation, verification, STA, Physical Design and tapeout
  • Understand deep sub-micron design challenges, including leakage power, signal integrity, and DFM.
  • Support pre-sales and business development activities by evaluating technical feasibility and providing design expertise.
  • Provide technical leadership during design reviews and executive-level customer engagements.
  • Drive resolution of customer-reported issues by coordinating across design, verification, firmware, software, and validation teams.

Minimum Qualifications

  • Bachelor's or Master’s degree in Electrical/Electronics Engineering and 20+ years of Hardware/VLSI Engineering specializing in Physical Design and timing signoff for high-speed SoCs.

Preferred Qualifications:

  • Excellent hands-on experience on Floor planning, PnR and STA flows
  • Good knowledge of Placement/Clock Tree Synthesis (CTS), Low Power/High Performance optimization etc.
  • Thorough understanding of signoff domains- LEC/CLP/PDN etc.
  • 18+ years of experience with Physical Design and timing signoff expertise in latest tech nodes (e.g., 2nm/3nm/4nm/5nm)

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,051,086 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $21k – $48k per year (Estimated) · In office · Full-Time · Bengaluru
Apply
≈ $36k – $82k per year (Estimated) · Hybrid · Full-Time · 14+ years exp · Bachelor's Degree · Bengaluru
Python
C++
DevOps
Linux
Apply
≈ $36k – $82k per year (Estimated) · Hybrid · Full-Time · 14+ years exp · Bachelor's Degree · Bengaluru
Python
C++
DevOps
Linux
Apply
≈ $54k – $104k per year (Estimated) · In office · Full-Time · 6+ years exp · Bachelor's Degree · Bengaluru
Apply
≈ $24k – $53k per year (Estimated) · In office · 4+ years exp · Bachelor's Degree · Pune
C++
Structured Text
Apply
SDET 7 days ago
≈ $11k – $28k per year (Estimated) · In office · 4+ years exp · Mumbai
TypeScript
Databases
Apache Kafka
DevOps
CI/CD
AWS
Amazon EventBridge
AWS Step Functions
Management
Agile
QA
JMeter
Cypress
Playwright
Postman
Rest-Assured
k6
Supertest
Apply
SDET Engineer 8 days ago
In office · 2+ years exp · Bengaluru
Python
JavaScript
TypeScript
SQL
AI/ML
LLM
DevOps
GitHub Actions
CircleCI
CI/CD
Jenkins
Git
AWS
Docker
QA
Cucumber
JMeter
Playwright
Postman
Rest-Assured
k6
Apply
SDET 8 days ago
In office · 2+ years exp · Bengaluru
Python
JavaScript
TypeScript
SQL
AI/ML
LLM
DevOps
GitHub Actions
CircleCI
CI/CD
Jenkins
Git
QA
Playwright
Postman
Rest-Assured
Apply
In office · Bengaluru · Gurgaon
QA
Rest-Assured
Apply
≈ $12k – $28k per year (Estimated) · In office · 4+ years exp · Delhi · Gurgaon
Python
JavaScript
SQL
DevOps
Azure DevOps
GitHub Actions
GitLab CI
Azure
CI/CD
Jenkins
Cybersecurity
Shift-Left Security
Management
Agile
Scrum
QA
Selenium
Cucumber
JMeter
Cypress
Playwright
Swagger
Appium
Postman
Rest-Assured
Apply
Lead Layout Engineer 11 days ago
≈ $31k – $71k per year (Estimated) · In office · 5+ years exp · High School Diploma · Bengaluru
Chips/EDA
Cadence Virtuoso
QA
Rest-Assured
Apply
≈ $29k – $62k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · Hyderabad
C++
AI/ML
Computer Vision
DevOps
RTOS
QA
Rest-Assured
Apply
≈ $29k – $66k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Bengaluru
Chips/EDA
Cadence Allegro
Mentor PADS
QA
Rest-Assured
Apply
$39k – $74k per year · Equity · In office · Internship · Bachelor's Degree · Markham
Python
Verilog
C++
VHDL
AI/ML
Edge AI
Machine Learning
QA
Rest-Assured
Apply
$190k – $285k per year · Equity · In office · 10+ years exp · Bachelor's Degree · Santa Clara
Python
SystemVerilog
Assembly
Perl
DevOps
Unix
Chips/EDA
Synopsys VCS
UVM
Synopsys Verdi
QA
Rest-Assured
Apply
Implementation 8 hours ago
≈ $18k – $42k per year (Estimated) · In office · 3+ years exp · Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
FPGA Developer 8 hours ago
≈ $17k – $38k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
Apply
≈ $17k – $39k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Cadence Conformal
Synopsys Formality
Apply
Emulation 8 hours ago
≈ $17k – $40k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
DevOps Engineer 7 hours ago
Hybrid · Full-Time · Bengaluru
Python
SQL
PowerShell
Databases
Oracle
DevOps
Splunk
Prometheus
Azure
CI/CD
AWS
Grafana
Incident Management
Management
ITIL
Apply
See all jobs
This is one of many
2,051,086 more open roles from verified company boards, updated every day.