2,064,148open jobs
121,833companies
239,934added this week
Browse all
Salary
≈ $75k – $171k per year (Estimated)
Location
Hybrid (Aix-en-Provence, France)
Seniority
Staff · 7+ years exp

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Sep 10, 2026.

Overview
Company
Impact
Profile match
Founded in 1990, Rambus Inc. is a technology and semiconductor company headquartered in San Jose, California. The company specializes in high-speed memory interface chips, silicon intellectual property (IP), and embedded hardware security solutions. Serving data center hyperscalers, semiconductor manufacturers, and memory module builders, its technology optimizes data transfer speeds, enhances memory bandwidth, and secures hardware systems across high-performance computing, artificial intelligence, automotive, and enterprise server platforms.

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire a motivated full-time Senior Design engineer to join our PCIe, CXL IP design team. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

This full-time position will allow the candidate to contribute to the architecture, design of next generation IPs, targeting the latest developments in PCIe and CXL standards. This position will also be involved in prototyping these IPs on cutting edge FPGAs. The candidate will work closely with local teams as well as with multi-cultural, multi-national colleagues.

Rambus offers a flexible work environment, embracing a hybrid approach. We encourage employees to spend an average of at least three days per week working onsite, allowing for two days of remote work. Benefits include an excellent health insurance, Employee Stock Purchase Plan, an extra day of vacation per quarter, regular team lunches and breakfasts and a great team atmosphere.

Responsibilities

  • Contribute to the architecture and micro-architecture of next generation PCIe / CXL / AMBA controller IP
  • Implement these designs in System Verilog
  • Collaborate with the verification team to verify the IPs
  • Participate in prototyping of the IPs in cutting edge FPGAs

Qualifications

  • RTL coding: Verilog / System Verilog
  • Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent.
  • 7+ years of experience with RTL Design
  • Good English skills, communication skills, and willingness to work with an international team.

Additional Desirable skills:

  • Knowledge of PCIe / CXL

About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work.

Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,064,148 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Aix-en-Provence
≈ $31k – $71k per year (Estimated) · In office · Full-Time · 3+ years exp · Aguascalientes
C++
C++
OpenGL
Apply
$22k – $32k per year · In office · Full-Time · Hangzhou
Apply
$22k – $32k per year · In office · Full-Time · Hangzhou
Apply
$13k per year · In office · Full-Time · Guangzhou
Apply
$13k per year · In office · Full-Time · Guangzhou
Apply
In office · Internship · Da Nang
Python
Verilog
SystemVerilog
Perl
DevOps
Git
Linux
Unix
Chips/EDA
UVM
Apply
$188k – $357k per year · Hybrid · Nationals only · 10+ years exp · Austin
Python
Verilog
C++
SystemVerilog
VHDL
Perl
SystemC
Chips/EDA
UVM
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
$167k – $334k per year · Hybrid · Nationals only · 10+ years exp · Austin
Python
Verilog
C++
SystemVerilog
VHDL
Perl
SystemC
Chips/EDA
UVM
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
$125k – $251k per year · Hybrid · Nationals only · 3+ years exp · Austin
Python
Verilog
C++
SystemVerilog
VHDL
Perl
SystemC
Chips/EDA
UVM
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
$123k – $136k per year · Hybrid · TS/SCI · 5+ years exp · Bachelor's Degree · Scottsdale
Python
Verilog
SystemVerilog
VHDL
DevOps
CI/CD
GitLab
Linux
Chips/EDA
Siemens ModelSim
UVM
Formal Verification
Apply
≈ $28k – $64k per year (Estimated) · Hybrid · 7+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
≈ $69k – $122k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · Vught
C++
SystemC
DevOps
RTOS
Linux
Cybersecurity
PKI
Management
Agile
Apply
$100k – $186k per year · Equity · Hybrid · Bachelor's Degree · Hillsboro
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
≈ $19k – $50k per year (Estimated) · In office · 5+ years exp · Master's Degree · Bengaluru
Verilog
Apply
≈ $28k – $64k per year (Estimated) · Hybrid · 5+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
$42k – $54k per year · In office · Full-Time · Aix-en-Provence
MedTech
Verification & Validation
Apply
≈ $27k – $43k per year (Estimated) · In office · Aix-en-Provence · Lyon
Apply
up to $31k per year · In office · Full-Time · Aix-en-Provence
Apply
$61k – $73k per year · Hybrid · Full-Time · 10+ years exp · Aix-en-Provence
Cybersecurity
Active Directory
Apply
≈ $20k – $38k per year (Estimated) · In office · Internship · PhD · Aix-en-Provence
Apply
See all jobs
This is one of many
2,064,148 more open roles from verified company boards, updated every day.