1,722,296open jobs
102,407companies
257,950added this week
Browse all
Salary
≈ $140k – $267k per year (Estimated)
Location
Hybrid (Chandler, United States)
Seniority
Senior
Visa
H-1B filings in 12 months: 60 · for this role: 23 · green card filings: 30
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 16, 2026. First seen by Alion on Sep 29, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon.

This role will drive verification strategy and execution for complex digital designs, working closely with design teams to ensure functionality, performance, and product requirements are met. The ideal candidate brings deep semiconductor verification expertise with SystemVerilog and UVM. Previous DDR or memory experience is an advantage, but is not required.

This is an opportunity to take significant technical ownership while contributing to next-generation DDR6 technology.

Key Responsibilities

  • Lead verification strategy and execution for complex semiconductor designs at the block and system level.
  • Define verification methodologies, test plans, coverage strategies, and verification environments.
  • Architect, develop, maintain, and optimize SystemVerilog/UVM testbenches and verification environments.
  • Drive test development, functional coverage, checkers, constrained-random verification, and coverage closure.
  • Take technical ownership of verification for assigned blocks, features, and environments from planning through signoff.
  • Work closely with RTL and design engineers to ensure designs meet functional and performance requirements and are effectively verifiable.
  • Analyze specifications, design implementation, and verification results to identify functional gaps and design issues.
  • Drive debugging and resolution of complex verification failures.
  • Develop scalable and reusable verification components, methodologies, and best practices.
  • Identify and lead improvements in verification efficiency, quality, performance, and reuse.
  • Participate in architecture, feasibility, design, and technical reviews.
  • Provide technical guidance and mentorship to verification engineers.
  • Serve as a technical expert for assigned verification methodologies and tools.
  • Communicate verification progress, coverage, technical risks, and readiness to engineering leadership and project stakeholders.

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Extensive experience in semiconductor design verification, with demonstrated technical ownership of complex verification efforts.
  • Expert-level proficiency with SystemVerilog.
  • Significant hands-on experience with UVM (Universal Verification Methodology), including development and optimization of UVM-based verification environments.
  • Experience defining verification strategies and developing verification plans from design and product specifications.
  • Strong experience with functional verification, constrained-random testing, functional coverage, checkers, debugging, and coverage closure.
  • Experience partnering closely with RTL/design engineering teams throughout the verification lifecycle.
  • Demonstrated ability to independently solve complex verification and design problems.
  • Ability to provide technical leadership and mentoring within a verification team.

Preferred Qualifications

  • Experience with DDR, memory interfaces, memory controllers, data buffers, or related semiconductor technologies.
  • Experience with DDR4 and/or DDR5.
  • Verification experience with complex high-speed interfaces, protocols, or mixed-signal semiconductor products.
  • Experience leading verification efforts through coverage closure and signoff.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,722,296 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Chandler
≈ $252k – $456k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Sunnyvale
AI/ML
Computer Vision
Machine Learning
Apply
≈ $252k – $456k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Sunnyvale
Python
C++
Apply
≈ $245k – $466k per year (Estimated) • In office • Full-Time • 12+ years exp • Associate's Degree • Redmond
Chips/EDA
Altium Designer
Cadence Allegro
Ansys SIwave
HyperLynx
Apply
≈ $252k – $456k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Sunnyvale
Python
C++
C++
PyTorch C++
AI/ML
PyTorch
Machine Learning
Apply
≈ $245k – $466k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Sunnyvale
Chips/EDA
Cadence Virtuoso
Apply
≈ $98k – $179k per year (Estimated) • In office • Full-Time • 15+ years exp • Bachelor's Degree • Chandler
Python
SystemVerilog
Perl
DevOps
Prometheus
Cortex
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
≈ $36k – $82k per year (Estimated) • In office • PhD • Chandler
Apply
≈ $77k – $163k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Chandler
Management
Outlook
Microsoft Teams
Microsoft Office
Apply
≈ $56k – $100k per year (Estimated) • In office • 1+ year exp • Chandler
Apply
$40k – $46k per year • In office • 1+ year exp • High School Diploma • Chandler
Apply
See all jobs
This is one of many
1,722,296 more open roles from verified company boards, updated every day.