1,831,290open jobs
105,464companies
270,100added this week
Browse all
Salary
≈ $149k – $270k per year (Estimated)
Location
In office (Austin)
Seniority
Senior · 10+ years exp
Visa
H-1B filings in 12 months: 60 · for this role: 23 · green card filings: 30
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Oct 5, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

Renesas is seeking an experienced Senior Staff Digital Systems & Emulation Engineer to develop and drive advanced pre-silicon emulation and digital system validation for next-generation power management products targeting AI, datacenter, and high-performance computing applications.

This role will focus on bridging system architecture, digital design, FPGA/emulation, control algorithms, and hardware validation, enabling complex digital power-management functions to be exercised and validated ahead of silicon availability.

The successful candidate will combine strong digital design fundamentals with hands-on FPGA and emulation expertise and a working knowledge of digital signal processing and control techniques. The engineer will work closely with System Architecture, Digital Design, Firmware, Design Verification, Analog/Mixed-Signal Design, Applications, and Validation teams to translate product requirements and algorithms into executable real-time prototypes.

The position is a senior individual-contributor role with significant technical ownership and influence on emulation architecture, methodology, and future development platforms.

Key Responsibilities

Emulation & FPGA Development

  • Architect, develop, and maintain FPGA-based emulation platforms for advanced digital power controllers and mixed-signal power-management products.

  • Map and integrate production or representative RTL into FPGA/emulation environments for pre-silicon feature development and validation.

  • Develop reusable FPGA infrastructure, interfaces, test capabilities, and debug methodologies supporting multiple product generations.

  • Develop and improve build, configuration, automation, and debug flows to make emulation environments accessible and repeatable across engineering teams.

  • Support integration of FPGA/emulated controllers with real power stages, loads, instrumentation, and system-level hardware.

  • Identify differences between ASIC and FPGA implementation and develop appropriate strategies to maintain meaningful system-level behavior and correlation.

Digital Systems & RTL

  • Understand and contribute to digital system architecture, microarchitecture, and RTL implementation where required.

  • Analyze timing, latency, clock-domain, interface, datapath, and real-time execution requirements relevant to system behavior.

  • Develop or modify synthesizable RTL blocks required for emulation, instrumentation, prototyping, and architectural exploration.

  • Support integration and debug of digital interfaces, ADC/DAC data paths, PWM generation, telemetry, protection functions, state machines, and embedded control logic.

  • Work with Digital Design and Verification teams to correlate behavior between behavioral models, RTL simulation, emulation, and silicon.

DSP & Control Algorithm Implementation

  • Support implementation and evaluation of digital control and signal-processing functions used within power-management systems.

  • Translate mathematical or system-level algorithms into practical fixed-point and real-time digital implementations.

  • Evaluate effects of sampling rate, latency, quantization, numerical precision, filtering, and computational architecture on system performance.

  • Implement and evaluate digital filters, signal conditioning, control-loop functions, and related DSP algorithms where required.

  • Collaborate with system architects to rapidly prototype new algorithms before committing them to production RTL.

System-Level Validation

  • Develop system-level emulation scenarios representing realistic customer use cases and operating conditions.

  • Define measurable pass/fail criteria and validation methodologies for new architectural features.

  • Correlate emulation results with simulation, behavioral models, bench measurements, and silicon measurements where available.

  • Support pre-silicon validation of control-loop behavior, transient response, telemetry, protection mechanisms, sequencing, communication interfaces, and other system-level functions.

  • Perform detailed debug across hardware, RTL, firmware, and system boundaries to identify root causes of complex issues.

Methodology & Technical Leadership

  • Define and improve methodologies for FPGA prototyping and emulation of mixed-signal and digitally controlled power systems.

  • Develop reusable architectures, automation, scripts, and engineering workflows that reduce setup and debug time.

  • Participate in architecture, design, and verification reviews and provide technical guidance on emulation feasibility and implementation trade-offs.

  • Work independently on complex technical problems and drive issues to resolution across organizational boundaries.

  • Mentor engineers in FPGA, digital design, emulation, and system-debug techniques.

  • Document architecture, implementation, test methodology, limitations, and results to enable reuse across programs.

Required

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related discipline.

  • 10+ years of relevant industry experience in digital design, FPGA development, emulation, or related semiconductor development.

  • Strong hands-on experience with FPGA architecture, implementation, integration, and debug.

  • Strong knowledge of Verilog and/or SystemVerilog RTL design.

  • Good understanding of digital design fundamentals including clocks, resets, CDC, state machines, datapaths, pipelining, timing, and hardware interfaces.

  • Experience with FPGA synthesis, implementation, timing analysis, and hardware bring-up.

  • Experience developing scripting and automation using Python, TCL, shell, or similar languages.

  • Hands-on experience debugging complex interactions between RTL, firmware/software, and hardware.

  • Ability to interpret system requirements and translate them into practical emulation and validation architectures.

  • Strong technical documentation and communication skills.

  • Demonstrated ability to work effectively across geographically distributed and cross-functional engineering teams.

Preferred

  • Experience with semiconductor pre-silicon emulation or FPGA prototyping.

  • Experience with major FPGA platforms and development environments.

  • Knowledge of digital signal processing, including digital filters, fixed-point arithmetic, sampling, quantization, and signal-processing datapaths.

  • Understanding of digital control systems and feedback-loop concepts.

  • Experience with digital power management, multiphase voltage regulators, PMICs, or mixed-signal ICs.

  • Familiarity with ADC/DAC interfaces, PWM generation, telemetry, high-speed digital interfaces, and real-time control systems.

  • Experience correlating behavioral models, RTL simulations, FPGA/emulation results, and laboratory measurements.

  • Familiarity with Python-based modeling, data analysis, and automated hardware validation.

  • Experience developing reusable FPGA/emulation platforms supporting multiple products or development teams.

Key Attributes

The ideal candidate is a hands-on senior technical contributor who is comfortable moving between system concepts, algorithms, RTL, FPGA implementation, and laboratory hardware. The candidate should be able to take an architectural concept, determine how it can be emulated, implement the required infrastructure, demonstrate it operating in real time, and provide objective data that allows the engineering team to make product decisions.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,831,290 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Austin
RF Engineer 4 months ago
$160k – $200k per year • In office • Full-Time • 10+ years exp • Master's Degree • Broomfield
Apply
$65k – $150k per year • In office • 5+ years exp • Bachelor's Degree • Broomfield
Python
C
C++
C
Embedded C
DevOps
Docker
Linux
Chips/EDA
Altium Designer
LTspice
Management
Agile
Apply
$125k – $160k per year • Hybrid • Full-Time • Asheville • Charlotte • Knoxville • Atlanta • Raleigh
Python
Go
JavaScript
TypeScript
C++
Bash
Frontend
Next.js
React.js
DevOps
Debian
CI/CD
Git
Docker
Linux
IoT
MQTT
Management
Linear
Asana
Jira
Apply
$135k – $175k per year • Equity • In office • 5+ years exp • Bachelor's Degree • Lafayette
Apply
≈ $142k – $270k per year (Estimated) • Equity • In office • Bachelor's Degree • Pleasanton
Management
Agile
Apply
≈ $73k – $137k per year (Estimated) • Remote (Netherlands) • Amsterdam
Python
Databases
PostgreSQL
DevOps
CI/CD
OVHcloud
Kubernetes
Cybersecurity
OWASP Top 10
GDPR
Least Privilege
SBOM
Management
Agile
Apply
≈ $54k – $146k per year (Estimated) • In office • Full-Time • Melbourne
Python
PHP
SQL
Databases
MySQL
Google BigQuery
BigQuery
DevOps
GCP
CircleCI
CI/CD
Jenkins
Docker
Travis CI
Google Cloud Run
CentOS Stream
Linux
Management
Agile
Apply
≈ $40k – $95k per year (Estimated) • In office • Full-Time • Singapore
Management
Agile
Kanban
Apply
Backend Engineer 5 days ago
Hybrid • 3+ years exp
Python
Go
JavaScript
TypeScript
SQL
Node JS
Python
FastAPI
Django
Databases
MySQL
PostgreSQL
Redis
DynamoDB
RabbitMQ
Apache Kafka
AI/ML
Model Context Protocol
Function Calling
AI Agents
Tool Use
DevOps
Rest API
Terraform
GCP
GitHub Actions
Azure
CI/CD
Jenkins
Git
AWS
Docker
Kubernetes
AWS Fargate
AWS Lambda
GitLab
Amazon S3
IAM
Amazon ECS
Amazon CloudWatch
Amazon EventBridge
API Gateway
Cybersecurity
Least Privilege
QA
Playwright
Robot Framework
Apply
$64k – $68k per year • In office • PhD • Newcastle
Python
AI/ML
Machine Learning
Apply
≈ $150k – $271k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Austin
Python
Verilog
SystemVerilog
MATLAB
AI/ML
Quantization
Management
Agile
Apply
Sr Digital Engineer 13 days ago
≈ $123k – $225k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Austin
Python
Verilog
SystemVerilog
MATLAB
AI/ML
Quantization
Management
Agile
Apply
≈ $171k – $309k per year (Estimated) • In office • Full-Time • 12+ years exp • PhD • San Jose
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys SpyGlass
Synopsys Verdi
Management
Agile
Apply
≈ $26k – $53k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bayan Lepas
Management
Agile
Apply
≈ $88k – $161k per year (Estimated) • In office • Full-Time • Bingen
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
≈ $59k – $118k per year (Estimated) • Equity • In office • Austin
SQL
DevOps
SLI/SLO/SLA
Apply
Pizza Maker (Zealot) 11 hours ago
≈ $35k – $53k per year (Estimated) • In office • Austin
Apply
$177k – $247k per year • Equity • In office • Full-Time • Bachelor's Degree • Austin
AI/ML
AWS Trainium
Machine Learning
DevOps
AWS
Chips/EDA
Formal Verification
Apply
$168k – $227k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Austin
Rust
C++
DevOps
AWS
AWS Lambda
Amazon EC2
GitHub
Amazon S3
HPC
Linux
Apply
≈ $71k – $128k per year (Estimated) • Equity • In office • Full-Time • 1+ year exp • PhD • Austin
Python
Perl
AI/ML
AWS Trainium
Machine Learning
DevOps
AWS
Amazon EC2
Amazon S3
Chips/EDA
Synopsys PrimeTime
Synopsys StarRC
Cadence Quantus
Apply
See all jobs
This is one of many
1,831,290 more open roles from verified company boards, updated every day.