2,047,661open jobs
122,795companies
241,505added this week
Browse all
Salary
≈ $22k – $50k per year (Estimated)
Location
In office (Taipei)
Seniority
Senior · 7+ years exp

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Oct 27, 2026.

Overview
Company
Impact
Profile match
SiTime makes silicon timing devices that replace traditional quartz oscillators. Its resonators are more resilient to shock, vibration and temperature swings. Communications, automotive and mobile customers use them for precision clocking.
Backed by NEA

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Job Summary

The Senior Manager, Failure Analysis leads the semiconductor Failure Analysis organization responsible for identifying root causes of complex IC, package, and system-level failures and translating those findings into actionable improvements in product quality, reliability, manufacturing, and design.

This role combines technical leadership, organizational leadership, and hands-on problem solving. The Senior Manager develops FA strategy and capabilities, leads and mentors a team of FA engineers, establishes robust analytical methodologies, and ensures timely, technically rigorous investigations supporting new product development, manufacturing/yield excursions, reliability qualification, and customer returns.

 Responsibilities:

  • Lead complex electrical, physical, and materials failure-analysis investigations from problem definition through fault isolation, identifying failure-mechanism, and root-cause determination.

  • Provide technical direction for challenging IC, MEMS, package, assembly, and board/system-level investigations, as applicable.

  • Establish structured FA methodologies that correlate electrical symptoms, physical evidence, device architecture, process information, and application conditions.

  • Develop the FA technology roadmap and identify capability gaps requiring new equipment, techniques, automation, or external laboratory partnerships.

  • Recruit, lead, mentor, and develop a high-performing team of Failure Analysis engineers and technicians.

  • Develop technical depth in fault isolation, semiconductor physics, package analysis, physical analysis, and root-cause methodology.

  • Establish and monitor FA performance metrics such as cycle time, root-cause resolution, on-time completion, repeat failure mechanisms, external-lab utilization, and equipment availability.

  • Drive automation and AI-enabled approaches where appropriate to improve data retrieval, report generation, historical FA correlation, image analysis, and knowledge reuse.

  • Promote a culture of technical curiosity, disciplined problem solving, ownership, collaboration, and continuous learning.

It is not necessary to meet all job requirements to be a qualified candidate for the position. 

Qualifications & Requirements:  

  • BS/MS in Electrical Engineering, Materials Science, Physics, Chemical Engineering, Mechanical Engineering, or a related discipline. Advanced degree preferred.

  • Minimum of 7 years of industry experience with strong hands-on background in IC failure analysis, semiconductor processing, packaging, reliability, or device characterization.
  • Demonstrated technical leadership in electrical fault isolation and physical failure analysis.
  • Strong understanding of semiconductor device physics, fabrication processes, IC design/test concepts, packaging/assembly processes, and semiconductor failure mechanisms.
  • Experience leading engineers and building technical capability within an FA laboratory or related engineering organization.
  • Strong written and verbal communication skills, including the ability to translate complex FA findings into clear conclusions for technical, executive, and customer audiences.
  • English proficiency is required, including the ability to effectively communicate, collaborate, and perform job responsibilities in a professional business environment.

Desired Characteristics & Attributes:

  • Strong team player across cross-functional disciplines and multi-cultural environments.
  • Show inherent sense of urgency and accountability for results in a fast paced environment.
  • Excellent leadership, communication, presentation and inter-personal skills
  • Self-motivated and high integrity individual

Compensation Range: 

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals-reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

SiTime is committed to providing equal employment opportunities to all employees and applicants. Employment decisions are based on qualifications, merit, and business needs. We do not discriminate on the basis of any characteristic protected by applicable law.

Learn More about SiTime:  Review the Get to Know SiTime  section of our career page to explore our culture, values, and what makes us unique. 

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,047,661 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $31k – $65k per year (Estimated) · Hybrid · Bachelor's Degree · Hsinchu
Python
SQL
Chips/EDA
JMP
Apply
$163k – $224k per year · Equity · In office · Full-Time · 10+ years exp · Bachelor's Degree · Santa Clara
Python
MATLAB
MATLAB
Simulink
DevOps
SLI/SLO/SLA
Design
AutoCAD
SpaceTech
Siemens NX
Apply
≈ $166k – $306k per year (Estimated) · Hybrid · Full-Time · 9+ years exp · Bachelor's Degree · Austin
Verilog
VHDL
Apply
≈ $164k – $303k per year (Estimated) · Hybrid · Full-Time · 6+ years exp · Bachelor's Degree · Santa Clara
Python
C++
SystemC
DevOps
Grafana
Analytics
Tableau
Power BI
Plotly
Apply
≈ $41k – $99k per year (Estimated) · In office · Full-Time · 1+ year exp · Bachelor's Degree · Zapopan
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Synopsys Custom Compiler
Apply
≈ $18k – $39k per year (Estimated) · Remote (Taiwan) · 8+ years exp · Bachelor's Degree · Taipei
DevOps
Unix
Chips/EDA
Statistical Process Control
Apply
≈ $20k – $46k per year (Estimated) · In office · 15+ years exp · Bachelor's Degree · Taipei
Apply
≈ $14k – $29k per year (Estimated) · In office · Bachelor's Degree · Taipei
Python
AI/ML
BERT
DevOps
Windows Server
Windows
Apply
≈ $15k – $28k per year (Estimated) · In office · Bachelor's Degree · Taipei
Apply
In office · Taipei
Apply
See all jobs
This is one of many
2,047,661 more open roles from verified company boards, updated every day.