390,319open jobs
10,352companies
50,017added this week
Browse all
Location
In office
Seniority
Staff
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

Sr Staff - Physical Implementation Flow (experience - 8+ Years)

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a highly skilled and experienced ASIC Digital Design Engineer passionate about working on the latest processes for physical implementation flows and cutting-edge technology nodes. You thrive in dynamic environments and excel in collaborating with functional teams to optimize and develop Next Gen PCI/CXL/IDE Controller IPs. You have a strong focus on Timing Closure and are adept at defining signoff criteria. Your background includes extensive experience with ASIC design flow, hierarchical physical design strategies, and a deep understanding of sub-micron technology issues. You possess a strong knowledge of timing analysis, constraints management, and various verification strategies, including Primepower-based power analysis. Your scripting skills are excellent, and you are innovative, self-motivated, and able to work both independently and as part of a team. Your communication skills, both verbal and written, are outstanding, and you have a desire to understand RTL/Timing signoff criteria.

What You’ll Be Doing:

  • Working on new processes for physical implementation flows and cutting-edge technology nodes.
  • Collaborating with functional teams to optimize and develop Next Gen PCI/CXL/IDE Controller IPs.
  • Defining signoff criteria with a strong focus on Timing Closure.
  • Maturing the physical implementation guide used for customers and internal hardening teams.
  • Participating in next-generation physical design methodology and flow development.
  • Performing physical design implementation, including synthesis, floor planning, PG Grid design, PnR, CTS, STA, and power/signal integrity signoff.
  • Evaluating PPA targets (Area/Speed/Power) and collaborating with the design team to improve design and constraints.

The Impact You Will Have:

  • Driving the development of next-generation physical design methodologies and flows.
  • Ensuring the optimization and successful implementation of cutting-edge technology nodes.
  • Contributing to the development of high-performance silicon chips and software content.
  • Enhancing the efficiency and performance of Synopsys’ IPs through rigorous timing closure and signoff criteria.
  • Improving customer satisfaction by maturing physical implementation guides.
  • Supporting the achievement of Synopsys' operational goals through innovative design solutions.

What You’ll Need:

  • Extensive experience with ASIC design flow and hierarchical physical design strategies.
  • Strong background in timing analysis, constraints management, and frontend synthesis.
  • Experience with physical-aware synthesis, formality, and various verification strategies.
  • Knowledge of Primepower-based power analysis and clock gating for power reduction.
  • Fair knowledge of FC design planning methodologies, floor planning, and PG Grid creation using Synopsys Tools.
  • Strong physical implementation flow debugging skills and scripting abilities.

Who You Are:

Innovative, self-motivated, and able to work independently or as a team player. Excellent verbal and written communication skills. Strong analytical and problem-solving abilities. Passionate about continuous learning and staying updated with the latest technological advancements in ASIC digital design.

The Team You’ll Be A Part Of:

You will join a highly skilled and collaborative team focused on developing and optimizing physical design flows for cutting-edge technology nodes. The team is dedicated to innovation, continuous improvement, and delivering high-performance solutions that meet the evolving needs of our customers.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
390,319 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
In office • 8+ years exp • Bachelor's Degree
Perl
Python
Chips/EDA
Synopsys Fusion Compiler
Synopsys PrimePower
Synopsys PrimeTime
Synopsys StarRC
Apply
$117k – $256k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Boise
Python
Chips/EDA
Ansys RedHawk
Synopsys Fusion Compiler
Synopsys IC Compiler II
Synopsys PrimePower
Synopsys PrimeTime
Apply
$200k – $300k per year • Remote • Full-Time • 12+ years exp
AI/ML
LLM
DevOps
Vector
Chips/EDA
Synopsys PrimePower
Apply
$144k – $255k per year (Estimated) • In office • Full-Time • 8+ years exp • Master's Degree • Folsom
Chips/EDA
Ansys RedHawk
Synopsys PrimePower
Apply
STA Engineer 2 months ago
$153k – $230k per year • Equity • In office • 6+ years exp • Bachelor's Degree • Santa Clara
Perl
Python
Chips/EDA
Cadence Conformal
Cadence Genus
Formal Verification
Synopsys Design Compiler
Synopsys PrimePower
Synopsys PrimeTime
QA
Rest-Assured
Apply
In office • 15+ years exp • Bachelor's Degree
DevOps
HPC
Apply
In office
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Apply
In office • 3+ years exp • Bachelor's Degree
Perl
Python
Chips/EDA
Cadence Virtuoso
Apply
In office • 5+ years exp • Bachelor's Degree
Chips/EDA
Synopsys Fusion Compiler
Synopsys PrimeTime
Apply
See all jobs
This is one of many
390,319 more open roles from verified company boards, updated every day.