Senior Principal Engineer - Design Verification
Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Jul 14, 2026. Upscale AI scores A on the Alion truth index.
Experience Level: 17+ Years (or 15+ with exceptional strategic track record)
Location: Bangalore, India (On-Site)
Position Type: Full-Time
About the Role
We are seeking a visionary Senior Principal DV Engineer to define the global verification strategy for our massive-scale networking SoCs. This is a high-impact, elite technical leadership role. You will be responsible for defining the overarching SoC verification methodology, driving cross-functional alignment from architecture to post-silicon, and pioneering next-generation verification technologies (such as Formal and Emulation). You will influence design architectures for verifiability and serve as a strategic technical advisor to executive leadership while steering the broader engineering organization.
Key Responsibilities
SoC Verification Strategy: Define, architect, and govern the overarching verification roadmap and methodology for full-scale, multi-million gate networking SoCs.
Methodology Innovation: Drive the adoption of advanced methodologies. Seamlessly integrate Formal Property Verification (FPV), hardware emulation, and advanced shift-left strategies into the standard SoC timeline.
High-Level Governance: Establish, track, and enforce rigorous quality metrics and sign-off criteria across the entire project lifecycle, ensuring zero-defect silicon.
Architectural Influence: Work directly with Silicon Architects and Design Directors to review specs, optimize micro-architecture for testability/verifiability (DFV), and mitigate risk early.
Organizational Mentorship: Mentor Principal engineers and technical leads across the site. Champion best practices, drive technical brainstorming, and cultivate a culture of engineering excellence.
Crisis Debugging & Escalation: Act as the ultimate technical authority for critical, complex issues that block project milestones or require deep cross-functional triage.
Required Qualifications & Skills
Experience: 15+ to 17+ years of distinguished experience in ASIC/SoC Verification, having successfully guided multiple complex, large-scale tape-outs from concept to production.
Domain Leadership: Deep, comprehensive knowledge of the networking domain, with an understanding of how system-level traffic flow impacts full-chip verification constraints.
Full-Scale SoC Scope: Proven experience leading full SoC-level verification environments, managing top-level testbenches, and coordinating multi-subsystem integration.
Expertise: Authoritative knowledge of System Verilog, UVM, and structural verification planning.
Influence & Communication: Outstanding executive communication skills. Ability to articulate complex technical risks and trade-offs clearly to both engineering teams and executive management.
Education: B Tech/M Tech in Electronics/Electrical Engineering, Computer Engineering, or a related field.
Preferred / Added Advantages
Strong, proven track record of deploying Formal Verification (FPV) at scale to displace traditional simulation.
Experience integrating hardware emulation (e.g., Palladium, Zebu) into a unified simulation workflow.