906,899open jobs
55,817companies
150,651added this week
Browse all
Salary
≈ $113k – $260k per year (Estimated)
Location
In office (Seattle)
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 28, 2026. First seen by Alion on Sep 27, 2026.

Overview
Company
Impact
Profile match
Hardware. Backscatter technology allows devices to send more data for way less power, cost, and size, unlocking engineering imagination.

WaveWorks makes wireless communication solutions for the next wave of connected devices. WaveWorks' unique technology provides extremely low cost, small form factor, and orders of magnitude lower power consumption, while achieving long operating range and high reliability. WaveWorks is expanding its engineering team and searching for high performing, dedicated individuals to help blaze new trails.

ROLE DESCRIPTION

WaveWorks designs wireless endpoint chips whose power budget is measured in nanoamps. The Analog Design Engineer designs, simulates and verifies the analog and mixed-signal blocks of these chips, where every block is judged first by the current it draws. The work sits on the company's current architectural charter: reducing active and sleep power far below what conventional radios achieve, while keeping range and reliability.

This is a hands-on individual-contributor role on a small silicon team. The engineer owns blocks from specification through tapeout and silicon bring-up, and works closely with digital design, verification, and system architecture.

  • Design ultra-low-power analog and mixed-signal blocks: bias and reference generation, low-dropout regulators and power switches, oscillators and PLLs, and control loops.
  • Design at nanoamp bias currents and low signal levels, managing leakage, noise, offset and mismatch across process, voltage and temperature.
  • Define power domains and power-management behavior for always-on, duty-cycled operation, with an energy budget for each block.
  • Build SystemVerilog and Verilog-AMS behavioral models of analog blocks, and run block-level and chip-level mixed-signal simulation with the digital design.
  • Drive layout for low leakage and matching, and review parasitic-extracted results.
  • Characterize silicon in the lab, correlate measurements with simulation, and feed results into the next revision.

REQUIRED QUALIFICATIONS

  • BS in Electrical Engineering plus 5 or more years of analog IC design experience, MS plus 3 or more years, or a PhD degree.
  • Proven record of taking analog blocks through tapeout in a CMOS process, and bringing them up on silicon.
  • Fluency with Cadence Virtuoso and Spectre, or equivalent tools, including corner and Monte Carlo analysis.
  • Mixed-signal (AMS) design and verification experience, including SystemVerilog and Verilog-AMS or real-number models for block-level and chip-level simulation.
  • Strong command of subthreshold design, leakage, noise, and mismatch.
  • Ability to write clear block specifications and work across analog, digital and verification teams.

PREFERRED QUALIFICATIONS

  • Power management for very low power IoT or wearable devices.
  • Low-power RF or wireless transceiver design, including PLLs, oscillators, and wake-up receivers.
  • Energy harvesting, intermittent power, or battery-free system design.
  • Advanced-node CMOS design for low leakage.
  • Experience at an early-stage company, owning several blocks at once.

With its unique technology, WaveWorks is positioned to meet the needs of a plethora of applications of wireless connectivity that are not well served by conventional wireless solutions. Join us as we work to capture this opportunity and become a significant force in wireless.

WaveWorks is committed to a friendly and welcoming working environment, and has a comprehensive benefits package for full time employees. WaveWorks does not discriminate based on race, gender, age, religious affiliation, or any other legally protected status.

WaveWorks is located in downtown Seattle, Washington.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
906,899 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Seattle
≈ $39k – $112k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Thessaloniki
Python
Chips/EDA
KiCad
Apply
≈ $39k – $112k per year (Estimated) • In office • Full-Time • Thessaloniki
DevOps
CI/CD
Git
Ubuntu
Linux
Robotics
ArduPilot
QGroundControl
DroneCAN
Apply
≈ $90k – $207k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Perry
Management
Microsoft Office
Apply
$107k – $147k per year • Equity • Hybrid • Full-Time • 1+ year exp • Bachelor's Degree • Irvine
Python
JavaScript
Kotlin
C++
MATLAB
Kotlin
StateFlow
MATLAB
Simulink
Apply
$148k – $222k per year • In office • 5+ years exp • Bachelor's Degree • Long Beach
Python
Verilog
SystemVerilog
VHDL
SystemC
MATLAB
Chisel
MATLAB
Simulink
AI/ML
Quantization
NumPy
DevOps
CI/CD
Chips/EDA
Vitis
Apply
≈ $94k – $185k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Herndon
Verilog
SystemVerilog
VHDL
AI/ML
OpenCL
DevOps
Linux
Management
Agile
Scrum
Apply
≈ $65k – $154k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Reading
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $36k – $82k per year (Estimated) • In office • 15+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $42k – $100k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Hsinchu
Python
Verilog
C++
SystemVerilog
Perl
TCL Scripting
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $26k – $55k per year (Estimated) • In office • 12+ years exp • Noida
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Fusion Compiler
Formal Verification
Apply
$292k – $442k per year • Equity • Remote (United States) • Full-Time • 5+ years exp • Seattle • Portland
Apply
$204k – $258k per year • Equity • Remote (United States) • Full-Time • 5+ years exp • Bachelor's Degree • Seattle • Portland
Apply
$243k – $364k per year • Equity • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • San Jose • Seattle • San Diego
Apply
$216k – $323k per year • Equity • Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • Seattle • San Jose
Python
C++
C++
TensorFlow C++
PyTorch C++
AI/ML
Spark
Fine-tuning
RLHF
TensorFlow
PyTorch
LLM
Ray
Synthetic Data
Together AI
SFT
Post-training
Human-in-the-Loop
Machine Learning
Apply
$96k – $144k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • New York • Pasadena • San Francisco • Los Angeles • Portland
Analytics
Microsoft Excel
Apply
See all jobs
This is one of many
906,899 more open roles from verified company boards, updated every day.