859,529open jobs
54,230companies
144,691added this week
Browse all
Salary
≈ $70k – $151k per year (Estimated)
Location
In office (Reading)
Seniority
Senior · 8+ years exp

Confirmed on the employer's own hiring board on Sep 26, 2026. First seen by Alion on Sep 26, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

A highly motivated Application Engineer able to support customers in Digital Design Verification, a critical stage of chip development. This role combines strong technical verification skills with customer-facing and pre-sales engagement.

Role Overview

You will work closely with customers, Sales, R&D, and field teams to help them adopt and deploy Synopsys Verification solutions. You will support evaluations, improve customer flows, and ensure their designs meet protocol and system requirements. This is a key individual-contributor role with high impact across major UK accounts.

What You’ll Be Doing:

  • Engage directly with customers to understand their verification needs
  • Support pre-sales activities: demos, technical evaluations, benchmarks, methodology guidance
  • Improve customer verification flows and testbench architectures
  • Debug RTL/gate-level simulation issues and SystemVerilog/UVM environments
  • Analyse functional and code coverage
  • Develop and debug SystemVerilog assertions
  • Collaborate with Sales to grow adoption and identify new opportunities
  • Act as the technical voice of the customer to R&D

What You’ll Need:

  • Typically requires 8-13 years of relevant experience
  • Strong knowledge of Verilog/SystemVerilog, UVM, coverage, and assertions
  • Experience in customer interaction, pre-sales, or technical support is a plus
  • Strong problem-solving and communication skills
  • Bachelor’s degree in Computer Engineering, Electrical Engineering, or related field
  • Flexibility to travel to our customer sites, typically one or two days per week

The Team You’ll Be A Part Of:

You’ll join a dynamic, Theale based Customer Application Services team dedicated to delivering world-class technical support and solutions for leading semiconductor companies. Together, you’ll collaborate with Sales, R&D, and global engineering teams to drive customer success, influence product direction, and support Synopsys’ leadership in EDA innovation. Your team values diversity, open communication, and continuous professional growth, fostering an inclusive and supportive work environment.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
859,529 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Reading
ATE RF Engineer 4 hours ago
≈ $80k – $162k per year (Estimated) • Hybrid • 3+ years exp • Bachelor's Degree • Midland
Apply
$153k – $229k per year • In office • Secret • Full-Time • 12+ years exp • Bachelor's Degree • Warner Robins
C++
Ada
DevOps
Git
Bitbucket
Linux
Management
Jira
Agile
Apply
$79k – $119k per year • In office • Secret • Full-Time • 5+ years exp • Bachelor's Degree • Warner Robins
C++
Ada
DevOps
Git
Bitbucket
Linux
Management
Jira
Agile
Apply
$89k – $129k per year • In office • Full-Time • 2+ years exp • Honolulu
Visual Basic
Analytics
Microsoft Excel
Management
Microsoft Office
Apply
≈ $60k – $130k per year (Estimated) • In office • Full-Time • 4+ years exp • Amsterdam
Python
Rust
C++
DevOps
GCP
Azure
AWS
Linux
Cybersecurity
PKI
IoT
MQTT
OPC UA
Apply
≈ $54k – $117k per year (Estimated) • In office • 15+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $60k – $143k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Hsinchu
Python
Verilog
C++
SystemVerilog
Perl
TCL Scripting
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $109k – $248k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Seattle
Verilog
SystemVerilog
Chips/EDA
Cadence Virtuoso
Apply
≈ $90k – $181k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Herndon
Verilog
SystemVerilog
VHDL
AI/ML
OpenCL
DevOps
Linux
Management
Agile
Scrum
Apply
Sr Consultant 1 day ago
In office
Verilog
C++
Chips/EDA
Synopsys VCS
UVM
Apply
≈ $54k – $117k per year (Estimated) • In office • 15+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
In office • 5+ years exp • Bachelor's Degree
Python
Verilog
Perl
Apply
≈ $60k – $143k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Hsinchu
Python
Verilog
C++
SystemVerilog
Perl
TCL Scripting
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $133k – $248k per year (Estimated) • In office • 5+ years exp • Austin
Apply
≈ $45k – $91k per year (Estimated) • In office • 12+ years exp • Noida
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Fusion Compiler
Formal Verification
Apply
≈ $67k – $145k per year (Estimated) • In office • Reading
Python
Apply
≈ $67k – $144k per year (Estimated) • Hybrid • Full-Time • Reading
C++
DevOps
Rest API
CI/CD
Linux
IoT
FreeRTOS
Management
Confluence
Jira
Agile
Apply
$48k – $60k per year • Hybrid • Full-Time • Reading
Cybersecurity
GDPR
Apply
$50k per year • In office • Full-Time • Reading
Apply
$41k per year • Equity • In office • Full-Time • Reading
Apply
See all jobs
This is one of many
859,529 more open roles from verified company boards, updated every day.