436,100open jobs
15,291companies
63,244added this week
Browse all
Salary
$22k – $58k per year (Estimated)
Location
In office (Bengaluru)
Employment
Full-Time
Overview
Company
Impact
Profile match
Weekday is an Indian recruitment company that sources software engineers through referrals from other engineers rather than through job advertisements or agency databases. Its model pays working engineers to vouch for former colleagues they rate, turning informal knowledge about who is genuinely good into a searchable candidate pool that companies can hire from. Based in Bengaluru and backed by Y Combinator, the platform has layered AI screening and outbound sourcing on top of that referral network, and sells to startups and technology companies hiring in the Indian market.

'

: - ( - )

Experience: 3+ yrs

Location: Bengaluru

Job Type: Full-time

We are looking for an experienced FPGA Wireless Communication Protocol Design Engineer to develop, implement, and validate wireless communication algorithms on FPGA platforms. The role involves taking wireless communication algorithms from high-level MATLAB/Simulink modelling through fixed-point optimisation, RTL generation, synthesis, timing closure, FPGA implementation, and hardware validation.

The ideal candidate will have a strong foundation in digital signal processing, wireless communication, FPGA design, and model-based development, with a passion for building and deploying high-performance communication systems.

Requirements

Key Responsibilities

  • Develop and validate wireless communication signal chains using MATLAB and Simulink.
  • Model and simulate communication algorithms including modems, equalizers, channel coding, source coding, carrier synchronisation, and frame synchronisation.
  • Translate floating-point communication algorithms into hardware-efficient fixed-point implementations.
  • Optimise fixed-point designs to achieve the right balance between FPGA resource utilisation, computational performance, latency, and BER.
  • Use MathWorks HDL Coder and model-based design methodologies to generate synthesizable RTL.
  • Develop and integrate VHDL, Verilog, or SystemVerilog implementations for FPGA-based wireless communication systems.
  • Design, integrate, and validate custom wireless IP blocks within complete FPGA signal chains.
  • Develop and integrate interfaces based on AXI4-Stream and AXI4-Lite architectures.
  • Perform FPGA synthesis, implementation, placement, routing, and timing closure using AMD/Xilinx Vivado.
  • Perform FPGA hardware bring-up, debugging, and functional verification.
  • Validate wireless communication performance using appropriate RF test equipment and laboratory setups.
  • Work closely with RF and hardware teams during integration, testing, and system-level validation.
  • Analyse implementation results and optimise designs for performance, resource utilisation, and reliability.
  • Troubleshoot issues across algorithm models, RTL, FPGA implementation, and hardware validation.
  • Document algorithms, models, design decisions, implementation results, test procedures, and validation outcomes.
  • Contribute to continuous improvement of wireless communication architectures, development methodologies, and FPGA implementation practices.

What Makes You a Great Fit

  • 3+ years of hands-on experience in FPGA design, wireless communication, DSP, or related engineering domains.
  • Strong understanding of wireless digital communication systems and digital signal-processing concepts.
  • Hands-on experience with MATLAB and Simulink for algorithm modelling and simulation.
  • Strong knowledge of fixed-point modelling and optimisation, preferably using Fixed-Point Designer.
  • Experience with model-based design and HDL generation methodologies.
  • Strong programming experience in Verilog, SystemVerilog, or VHDL.
  • Practical experience with AMD/Xilinx Vivado Design Suite, including synthesis, implementation, timing analysis, and FPGA deployment.
  • Strong understanding of OFDM, analog and digital modems, DDC/DUC, FIR/IIR filters, and digital signal processing.
  • Experience working with AXI4-Stream and AXI4-Lite interfaces.
  • Understanding of FPGA resource optimisation, latency, throughput, timing closure, and hardware implementation constraints.
  • Experience with FPGA hardware bring-up, debugging, and validation using laboratory or RF test equipment.
  • Experience with AMD/Xilinx Zynq UltraScale+ RFSoC platforms is highly desirable.
  • Ability to translate theoretical DSP and wireless algorithms into practical, deployable hardware implementations.
  • Strong analytical and problem-solving skills with attention to algorithm accuracy and hardware performance.
  • Strong collaboration skills and ability to work effectively with DSP, FPGA, RF, hardware, and system engineering teams.
  • A M.Tech / M.E. in Digital Signal Processing, Telecommunications, VLSI, Electronics, or a related discipline is preferred.
  • Advanced training or certification in DSP algorithms, wireless communication, FPGA design, or model-based development is an advantage.
  • Strong passion for wireless communication system design, algorithm development, FPGA implementation, and continuous technical learning.
  • Ability to take ownership of technical challenges and deliver practical engineering results within defined timelines.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
436,100 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Bengaluru
Remote/Hybrid • 4+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
$45k per year • In office • Full-Time • Hastings
Verilog
VHDL
Apply
$87k – $204k per year (Estimated) • In office • Full-Time • 2+ years exp • Singapore
Python
MATLAB
Apply
$46k – $127k per year (Estimated) • Remote/Hybrid • Full-Time • Galway
MATLAB
Apply
$46k – $127k per year (Estimated) • Remote/Hybrid • Full-Time • Galway
MATLAB
Apply
In office • Full-Time • Bengaluru
DevOps
CI/CD
Platform Engineering
Apply
$159k – $316k per year (Estimated) • In office • Full-Time
AI/ML
Human-in-the-Loop
Apply
$27k – $67k per year (Estimated) • In office • Full-Time • Bengaluru
JavaScript
PHP
Node JS
Databases
MySQL
AI/ML
Copilot
Cursor
Claude
Claude Code
Frontend
Next.js
React.js
DevOps
WebSockets
AWS
GitHub
Apply
$14k – $38k per year (Estimated) • In office • Full-Time • Delhi
JavaScript
DevOps
Rest API
Management
Power Automate
Power Apps
Apply
Derivative Trader 1 day ago
$19k – $53k per year (Estimated) • In office • Full-Time
Apply
$27k – $63k per year (Estimated) • In office • Full-Time • 5+ years exp • Pune • Bengaluru • Coimbatore • Gurgaon • Noida
JavaScript
AI/ML
Copilot
Claude
Prompt Engineering
DevOps
CI/CD
GitHub
Apply
$40k – $87k per year (Estimated) • In office • Full-Time • 12+ years exp • Gurgaon • Bengaluru • Mumbai
Python
Java
AI/ML
LangGraph
LangChain
AI Agents
Agentic Workflows
Apply
$27k – $61k per year (Estimated) • In office • Full-Time • 10+ years exp • Bengaluru
Apply
See all jobs
This is one of many
436,100 more open roles from verified company boards, updated every day.