Salary
≈ $105k – $228k per year (Estimated)
Location
In office (Tel Aviv)
Seniority
Senior · 6+ years exp
Confirmed on the employer's own hiring board on Sep 27, 2026. First seen by Alion on Sep 18, 2026.
Overview
Company
Impact
Profile match
Winbond Electronics manufactures specialty memory semiconductors. Its portfolio covers code storage flash, dynamic memory and secure devices. The company operates its own wafer fabrication plants.
Design Verification engineer:
Description:
As a verification engineer at Winbond you’ll be a part of a team that develops the best in class products in the field of HW security and secured memories.
Our group offers a unique challenge for verification engineers which includes:
- Working on multiple product lines including both “from scratch” and “legacy” projects.
- Working on IP products as well as SOC products and solving the unique problems each one requires.
- The chance to develop in Specman, System Verilog and various other languages.
You will be required to plan and execute the verification of complex RTL modules all the way from concept through Specification and to a final product.
You will work closely with experts from other disciplines such as: RT SW, Architecture, design and Validation.
Skills required:
- B.Sc in Electrical engineering, or computer science- Must.
- At least 6 Years of Hardware verification experience - Must.
- Experienced using Specman - Advantage
- HDL knowledge - Advantage.
- Good scripting capabilities - Advantage
- Hands on experience with common verification methodologies, practices and tools - Must.
- Quick learner - Must.
- Team player - Must
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
826,151 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Tel Aviv
Senior Emulation Verification Engineer, Google Cloud
11 hours ago
≈ $98k – $211k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Tel Aviv
Python
Verilog
C++
SystemVerilog
Assembly
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Linux
Chips/EDA
Synopsys Verdi
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Cadence Protium
Apply
≈ $105k – $227k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Tel Aviv
SystemVerilog
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Chips/EDA
UVM
Apply
Embedded Software Engineer , EFA Annapurna
11 hours ago
≈ $108k – $235k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Tel Aviv
C++
AI/ML
Machine Learning
DevOps
AWS
HPC
Apply
Embedded SW Engineer, Annapurna Labs
11 hours ago
≈ $107k – $232k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Haifa
C++
AI/ML
AWS Trainium
DevOps
RTOS
AWS
Linux
TCP/IP
Apply
(IL)Silicon Validation Engineer
9 days ago
≈ $102k – $220k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Tel Aviv
Python
C++
Apply
SoC FPGA Design Engineer
1 day ago
≈ $55k – $142k per year (Estimated) • In office • Full-Time • PhD • Seongnam
Verilog
SystemVerilog
Chips/EDA
Xilinx Vivado
Synopsys ZeBu
Siemens Veloce
OrCAD
Mentor PADS
Apply
SoC ASIC Design Engineer
1 day ago
≈ $55k – $142k per year (Estimated) • In office • Full-Time • PhD • Seongnam
Verilog
SystemVerilog
Chips/EDA
Xilinx Vivado
Formal Verification
Apply
MTS Verification Engineering
1 day ago
Hybrid • 5+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
TCL Scripting
Chips/EDA
UVM
Apply
$120k – $150k per year • Remote (United States) • 6+ years exp • Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
$80k – $100k per year • Remote (United States) • 6+ years exp • Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
(IL)Silicon Validation Engineer
9 days ago
≈ $102k – $220k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Tel Aviv
Python
C++
Apply
(竹北)Application Engineer
5 days ago
≈ $34k – $80k per year (Estimated) • In office • 1+ year exp • Hsinchu
Verilog
C
C
U-Boot
DevOps
Linux
Unix
Apply
華邦電子2026校園徵才-(竹北)研發類_類比IC設計研發工程師
8 days ago
≈ $45k – $116k per year (Estimated) • In office • Hsinchu
Apply
華邦電子2026校園徵才-(竹北)研發類_數位IC設計研發工程師
8 days ago
≈ $45k – $116k per year (Estimated) • In office • Hsinchu
Apply
(台南)Senior DRAM Circuit Design Engineer
16 days ago
≈ $53k – $114k per year (Estimated) • In office • 4+ years exp • Tainan
Apply
≈ $105k – $227k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Tel Aviv
SystemVerilog
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Chips/EDA
UVM
Apply
≈ $104k – $225k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Tel Aviv
Python
Verilog
SystemVerilog
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Chips/EDA
Formal Verification
Apply
≈ $105k – $226k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Tel Aviv
Python
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Chips/EDA
Formal Verification
Apply
Package Design/Layout Engineer
1 day ago
≈ $102k – $220k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Tel Aviv
Python
C++
Apply
≈ $135k – $273k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Tel Aviv
Python
C++
C++
TensorFlow C++
PyTorch C++
AI/ML
Vertex AI
TensorFlow
PyTorch
TPU
Edge AI
Machine Learning
DevOps
GCP
Apply
This is one of many
826,151 more open roles from verified company boards, updated every day.

