Long applicationsign-up on Workday

Senior SOC Timing Engineer

Altera • Incident Response • Processors, MCUs & AI Chips • Master's Degree • 1 day ago
Apply now
Similar jobs
952,274open jobs
57,593companies
155,586added this week
Browse all
Salary
≈ $24k – $54k per year (Estimated)
Location
In office (George Town)
Seniority
Senior · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 30, 2026. First seen by Alion on Sep 29, 2026. Altera scores A on the Alion truth index.

Overview
Company
Impact
Profile match

Altera

Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.
altera.com • HQ: San Jose, Santa Clara, United States • Processors, MCUs & AI Chips • 1001-5000 employees • Est. 1983
Tech stack of Altera

Job Details:

Job Description:

As an SOC Timing engineer candidate will be responsible for timing closure and signoff of FPGA/SoC and Subsystem timing. Candidate will be involved in static timing analysis, providing/deriving interface timing constraints to partitions and doing final timing signoff. Candidate will also work closely with design and architecture team for timing convergence analysis and will also work with physical design team for timing closure.

Qualifications:

- Proficient in physical design industry standard EDA tools such as Primetime/PTPX

- Good knowledge of physical design and PNR flow

- Should have experience in timing signoff in 10nm or lower technology

- BE/MS/Phd in Electronics/Electrical Engineering with 10+ Years’ experience timing closure and signoff.

- Candidate should be strong in communication, problem solving and analytical skill

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
952,274 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
≈ $17k – $38k per year (Estimated) • In office • Full-Time • 3+ years exp • Kuala Lumpur
Verilog
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $15k – $36k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • George Town
Python
Verilog
VHDL
Chips/EDA
Synopsys VCS
Siemens ModelSim
Apply
$14k per year • In office • Bachelor's Degree • Tomsk
Python
Chips/EDA
Altium Designer
Apply
≈ $16k – $37k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Pune
Python
C
C
Embedded C
DevOps
RTOS
Git
Robotics
EtherCAT
Apply
$150k – $200k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Santa Clara
Chips/EDA
Altium Designer
Apply
$129k – $207k per year • Equity • In office • Full-Time • Master's Degree • Chandler
Python
Verilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Siemens Calibre
Ansys RedHawk
Ansys Totem
Apply
≈ $29k – $66k per year (Estimated) • In office • Full-Time • 7+ years exp • Bengaluru
Python
AI/ML
Machine Learning
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys StarRC
Apply
≈ $25k – $56k per year (Estimated) • In office • Full-Time • 4+ years exp • Bengaluru
AI/ML
Edge AI
Chips/EDA
Synopsys PrimeTime
Ansys RedHawk
Apply
$40k per year • In office • Internship • New York
Chips/EDA
Synopsys PrimeTime
Design
Adobe Premiere Pro
Apply
≈ $47k – $106k per year (Estimated) • In office • 3+ years exp • Seongnam
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys PrimePower
Apply
≈ $18k – $41k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • George Town
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
GitLab CI
Jenkins
Git
Linux
Apply
≈ $28k – $58k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • George Town
Python
Verilog
VHDL
DevOps
Linux
Apply
≈ $21k – $49k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • George Town
Python
Verilog
SystemVerilog
VHDL
Perl
DevOps
Git
Chips/EDA
UVM
Xilinx Vivado
Apply
≈ $28k – $59k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • George Town
Verilog
VHDL
Apply
≈ $26k – $61k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • George Town
C
C
U-Boot
DevOps
Linux
Apply
≈ $15k – $36k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • George Town
Python
Verilog
VHDL
Chips/EDA
Synopsys VCS
Siemens ModelSim
Apply
≈ $8k – $17k per year (Estimated) • In office • Internship • George Town
Assembly
Assembly
FASM
Apply
In office • Internship • George Town
AI/ML
Copilot
Analytics
Power BI
Microsoft Excel
Apply
≈ $13k – $24k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • George Town
Apply
≈ $15k – $35k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • George Town
Apply
See all jobs
This is one of many
952,274 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles