1,940,677open jobs
113,287companies
244,425added this week
Browse all
Salary
≈ $27k – $56k per year (Estimated)
Location
In office (George Town)
Seniority
Staff

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on May 25, 2026. AMD scores B on the Alion truth index.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gamingand embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuityand a shared passion to create something extraordinary. When you join AMD, you’lldiscover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.Together, we advance your career.

THE ROLE:

AMD is seeking an innovative Staff Analog Layout Design Engineer, working in collaboration with the circuit team for optimal planning and construction of the design. This is an opportunity to work with great people on leading edge technology that impacts the entire portfolio of products. Project tasks will include: floor-planning; power grid and signal flow planning; advanced transistor level layout; physical and electrical verification.

THE PERSON:

An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.

KEY RESPONSIBILITIES:

  • Complete layout design of analog, digital, and mixed signal circuits.
  • Own major blocks of the custom IP designs.
  • Direct/advise remote and local resources.
  • Ensure all supplied data from resources are reviewed and meet milestone requirements.
  • Schedule and forecast critical assigned blocks, maintaining schedule.
  • Work closely with Engineering staff to ensure correct requirements are achieved.
  • Working closely with Analog designers in floorplanning; power grid and signal flow planning
  • Physical and electrical verification include DRC, LVS, EM/IR, ERC, PERC Latch up and PERC ESD

PREFERRED EXPERIENCE:

  • Must have knowledge of CMOS circuit theory.
  • Must have ability to communicate with various teams to articulate specs and requirements as they pertain to layout
  • Layout design and verification experience using Cadence Virtuoso and Mentor Calibre tools
  • Solid experience in analog layout design
  • Knowledge of chip level integration and ESD concepts a plus
  • Experience in LVS, DRC, ERC, ANT, ESD, Latch-up, EMIR and Reliability
  • Good understanding of signal and clock shielding and isolation techniques
  • Ability to work well as part of a team

ACADEMIC CREDENTIALS:

Bachelor’s degree in Engineering (or related field) OR Associates Degree in Engineering

LOCATION:

Penang, Malaysia

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

AMD is seeking an innovative Staff Analog Layout Design Engineer, working in collaboration with the circuit team for optimal planning and construction of the design. This is an opportunity to work with great people on leading edge technology that impacts the entire portfolio of products. Project tasks will include: floor-planning; power grid and signal flow planning; advanced transistor level layout; physical and electrical verification.

THE PERSON:

An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.

KEY RESPONSIBILITIES:

  • Complete layout design of analog, digital, and mixed signal circuits.
  • Own major blocks of the custom IP designs.
  • Direct/advise remote and local resources.
  • Ensure all supplied data from resources are reviewed and meet milestone requirements.
  • Schedule and forecast critical assigned blocks, maintaining schedule.
  • Work closely with Engineering staff to ensure correct requirements are achieved.
  • Working closely with Analog designers in floorplanning; power grid and signal flow planning
  • Physical and electrical verification include DRC, LVS, EM/IR, ERC, PERC Latch up and PERC ESD

PREFERRED EXPERIENCE:

  • Must have knowledge of CMOS circuit theory.
  • Must have ability to communicate with various teams to articulate specs and requirements as they pertain to layout
  • Layout design and verification experience using Cadence Virtuoso and Mentor Calibre tools
  • Solid experience in analog layout design
  • Knowledge of chip level integration and ESD concepts a plus
  • Experience in LVS, DRC, ERC, ANT, ESD, Latch-up, EMIR and Reliability
  • Good understanding of signal and clock shielding and isolation techniques
  • Ability to work well as part of a team

ACADEMIC CREDENTIALS:

Bachelor’s degree in Engineering (or related field) OR Associates Degree in Engineering

LOCATION:

Penang, Malaysia

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,940,677 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
MEMS Product Engineer 18 days ago
In office • Full-Time • Bachelor's Degree • George Town
Apply
≈ $16k – $35k per year (Estimated) • In office • Full-Time • 4+ years exp • George Town
SQL
Management
Agile
Apply
$67k – $82k per year • In office • Bachelor's Degree • Burnaby
C++
C++
TensorFlow C++
AI/ML
Fine-tuning
Embeddings
Reinforcement Learning
Prompt Engineering
TensorFlow
PyTorch
RAG
Hugging Face
Machine Learning
DevOps
Git
Linux
Unix
TCP/IP
BGP
OSPF
Cybersecurity
FortiGate
Zero Trust
Apply
Hardware Engineer 4 years ago
≈ $43k – $101k per year (Estimated) • In office • Full-Time • Master's Degree • Eersel
Apply
≈ $62k – $113k per year (Estimated) • In office • Full-Time • Almelo
VHDL
Apply
≈ $24k – $55k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • Taipei
Chips/EDA
Cadence Virtuoso
Statistical Process Control
Apply
≈ $97k – $183k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Boise
Python
C++
Perl
AI/ML
AI Agents
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $26k – $51k per year (Estimated) • In office • Internship • Master's Degree • Valbonne
Chips/EDA
Cadence Virtuoso
Apply
$173k – $259k per year • Equity • In office • Full-Time • 5+ years exp • Vancouver
Python
Perl
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$173k – $259k per year • Equity • In office • Full-Time • 5+ years exp • Vancouver
Python
Perl
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $27k – $56k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • George Town
Chips/EDA
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Keysight ADS
Ansys SIwave
Apply
≈ $19k – $49k per year (Estimated) • In office • Bachelor's Degree • Shanghai
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys Fusion Compiler
Apply
≈ $67k – $132k per year (Estimated) • In office • Contractor • Bachelor's Degree • Markham
Python
SQL
C++
Perl
Apply
≈ $92k – $168k per year (Estimated) • In office • Bachelor's Degree • Markham
Python
SQL
C++
Perl
AI/ML
Fine-tuning
Apply
≈ $70k – $138k per year (Estimated) • In office • Bachelor's Degree • Markham
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Synopsys Verdi
Synopsys HAPS
Apply
≈ $15k – $37k per year (Estimated) • In office • 3+ years exp • Master's Degree • George Town
Apply
Field Service Engineer 11 hours ago
≈ $7k – $16k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • George Town
Apply
QA Engineer 11 hours ago
In office • 4+ years exp • Bachelor's Degree • George Town
Apply
≈ $10k – $23k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • George Town
Analytics
Microsoft Excel
Apply
≈ $8k – $18k per year (Estimated) • In office • 3+ years exp • George Town
Apply
See all jobs
This is one of many
1,940,677 more open roles from verified company boards, updated every day.