2,202,272open jobs
141,293companies
245,289added this week
Browse all
Salary
≈ $115k – $243k per year (Estimated)
Location
In office (Cork)
Seniority
Architect · 15+ years exp
Visa
Irish employment permits in 12 months: 15
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 11, 2026. First seen by Alion on Aug 12, 2026. Cadence Design Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
Backed by Sequoia Capital

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.

Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Design Engineering Architect

Location: Cork/Dublin, Ireland

Reports to: Design Engineering Director

Job Overview:

The Cadence Silicon Solutions Group (SSG) develop leading edge Intellectual Property (IP) for a variety of High-Tech Markets. The Cadence IP solutions allow our Customers to tackle IP-to-SoC development in a system context, enabling them to focus on product differentiation and to reduce time to volume.

The Cadence IP Vision is to deliver industry leading IP solutions to enable our customers to be successful across these fast-moving application spaces.

The Design Engineering Architect will be based in Cork, as part of an experienced Controller IP Team with long established IP development sites in Europe, US and India.

Job Responsibilities:

  • Technical leadership of complex IP such as UCIe, Ethernet, HBM,and PCIe.
  • Collaborate with system architects and product managers to define the architecture and specifications on standards such as UCIe, considering factors such as data rate, power consumption, and compatibility with industry standards.
  • Hands-on leadership of RTL development from micro-architecture definition to IP sign-off for general release..
  • Contribute to planning of activities and milestones for the digital development teams.
  • Leadership of cross-functional technical meetings with Analog & Software counterparts.
  • Support customer pre-sales and post-sales meetings.
  • Develop, maintain and improve upon processes and procedures for efficient product execution, IP quality and industry best practices.
  • Participate in Technical Review Meetings and Checklist Reviews as part of ISO-9001.
  • Represent Cadence in Standards Body Working Groups e.g. IEEE, PCI-SIG, JEDEC, UCIe
  • Represent Cadence by presenting at Industry Conference such as IEEE, DAC.

Job Qualifications:

  • Degree in Electrical/Electronic Engineering, microelectronics, or a related discipline.
  • 15-20 years’ experience in microelectronics industry.
  • Expert in Verilog/System Verilog RTL design essential.
  • Expert in front-end design tools covering LINT, synthesis, CDC/RDC analysis essential.
  • Experience of SoC architecture and development essential.
  • Experience of technical team leadership essential.
  • Excellent oral and written English essential.
  • Self-motivated with excellent planning, interpersonal and with the ability to communicate complex concepts clearly and thoroughly.

Additional Skills/Preferences:

  • Experience of Metric Driven Verification (MDV) and UVM desired.
  • Experience of industry standard protocols such as AXI, CHI-C2C & CXS.B preferred.
  • Experience of quality processes, such as ISO-9001 & ISO-26262 preferred.

Additional Information:

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

Travel:<10>

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,202,272 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Cork
$73k – $109k per year · In office · Full-Time · 4+ years exp · Bachelor's Degree · Galway
Python
C
C++
C
Embedded C
DevOps
RTOS
CI/CD
Git
MedTech
IEC 62304
Apply
In office · Full-Time · 3+ years exp · Limerick
Chips/EDA
Photolithography
Ion Implantation
Apply
In office · Full-Time · Bachelor's Degree · Dublin
Rust
SQL
C++
Databases
Amazon Aurora
DevOps
AWS
AWS Lambda
KVM
QEMU
Xen
eBPF
GitHub
Linux
Cybersecurity
Threat Modeling
Apply
$79k – $106k per year · In office · Secret · Full-Time · Bachelor's Degree · Berkeley
Python
Rust
C#
C++
Ada
DevOps
CI/CD
Git
Linux
Robotics
Sensor Fusion
Management
Agile
SpaceTech
Cameo Systems Modeler
Apply
$83k – $113k per year · Hybrid · Secret · Full-Time · Bachelor's Degree · Long Beach
MATLAB
MATLAB
Simulink
Robotics
Path Planning
Motion Planning
Management
Agile
Apply
$133k – $215k per year · Equity · In office · 5+ years exp · PhD · Santa Cruz
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Linux
Chips/EDA
Xilinx Vivado
Formal Verification
SpaceTech
DO-254
Apply
$25k per year (gross) · Hybrid · Full-Time · 3+ years exp · Bachelor's Degree · Veliky Novgorod
Verilog
SystemVerilog
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
Senior FPGA Engineer 17 days ago
$160k – $290k per year · Equity · In office · Nationals only · 5+ years exp · Bachelor's Degree · El Segundo · Los Angeles
Python
Verilog
C++
SystemVerilog
VHDL
SystemC
MATLAB
Chisel
MATLAB
Simulink
DevOps
CI/CD
Jenkins
Bitbucket
Chips/EDA
Xilinx Vivado
Management
Agile
Scrum
Defense
Link 16
OpenVPX
Apply
RTL Engineer ( FPGA) 17 days ago
≈ $32k – $69k per year (Estimated) · Remote (Ukraine) · Full-Time · 10+ years exp · Ukraine
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
≈ $21k – $45k per year (Estimated) · In office · 12+ years exp · Bachelor's Degree · Bengaluru
Chips/EDA
UVM
Synopsys Verdi
Apply
≈ $83k – $189k per year (Estimated) · In office · Full-Time · 3+ years exp · Seoul
Verilog
C++
SystemVerilog
VHDL
SystemC
Chips/EDA
UVM
Cadence vManager
Apply
≈ $89k – $155k per year (Estimated) · In office · Full-Time · 10+ years exp · Edinburgh
Verilog
SystemVerilog
DevOps
Jenkins
Chips/EDA
UVM
Formal Verification
Cadence Palladium
Cadence vManager
Apply
Lead Product Engineer 21 days ago
$119k – $221k per year · Equity · In office · Full-Time · San Jose
Python
Perl
AI/ML
Machine Learning
Apply
Firmware Engineer II 27 days ago
≈ $36k – $81k per year (Estimated) · In office · Full-Time · Beijing · Shanghai
Python
Verilog
Perl
TCL Scripting
Apply
$62k – $114k per year · Equity · In office · Full-Time · Bachelor's Degree · San Jose
Python
DevOps
Unix
Chips/EDA
KiCad
Cadence Allegro
Cadence Sigrity
Eagle
Apply
≈ $63k – $113k per year (Estimated) · In office · Full-Time · Cork
Apply
Privacy Paralegal 9 hours ago
Hybrid · Full-Time · 5+ years exp · Bachelor's Degree · London · Dublin · Cork
DevOps
GCP
AWS
Analytics
Tableau
Management
Smartsheet
Apply
$78k – $131k per year · Hybrid · Full-Time · 7+ years exp · Bachelor's Degree · Cork
Python
PowerShell
DevOps
Splunk
Dynatrace
Azure
CI/CD
Kubernetes
Grafana
AppDynamics
Incident Management
SLI/SLO/SLA
Management
Agile
Apply
Director, Engineering 10 hours ago
Hybrid · 7+ years exp · Cork · Dublin
Go
C++
DevOps
GCP
Azure
AWS
Apply
up to $36k per year · In office · Part-Time · 2+ years exp · Cork
Apply
See all jobs
This is one of many
2,202,272 more open roles from verified company boards, updated every day.