2,141,387open jobs
137,631companies
241,166added this week
Browse all
Location
Remote (Mexico)
Visa
Sponsors visas in United States, Canada, United Kingdom; no register of this country names it
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 9, 2026. First seen by Alion on Nov 9, 2026. Ciena Corporation scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Ciena Corporation is an American networking systems company that makes optical transport platforms, coherent optical modules, routing and switching equipment and network automation software. Its customers include telecom operators, cloud and data center providers, governments and large enterprises, and it runs a major research and development centre in Ottawa, Canada. Listed on the New York Stock Exchange, the company is headquartered in Hanover, Maryland, United States.

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity-driving our business priorities alongside meaningful social, community, and societal impact.

Analog Layout Engineer contributes to the development of advanced analog and mixed-signal integrated circuits at Ciena by translating circuit designs into manufacturable physical layouts. This entry-level opportunity provides guidance and training from experienced engineers while building technical skills in semiconductor design, layout verification, and integrated circuit development. The role supports a long-term career in semiconductor technology through collaboration, technical learning, and participation in the delivery of layouts that meet performance, area, power, and manufacturability requirements.

How you will make an impact:

  • Develop physical layouts for analog and mixed-signal integrated circuits under the guidance of experienced layout engineers.
  • Translate schematic designs into physical layouts in accordance with established design guidelines and project requirements.
  • Perform layout verification, including Design Rule Checking (DRC) and Layout Versus Schematic (LVS).
  • Collaborate with analog designers and other engineering teams to resolve layout-related issues.
  • Apply layout best practices to optimize area, matching, symmetry, parasitics, and signal integrity.
  • Follow established workflows, documentation standards, and semiconductor process design rules.
  • Participate in technical training, design reviews, and continuous improvement activities.

The must haves:

  • Education: Bachelor’s degree in Electrical Engineering, Electronics Engineering, Mechatronics Engineering, or a related engineering discipline.
  • Basic understanding of electronic circuits and semiconductor fundamentals.
  • Background in analog electronics, transistor-level circuits, or integrated circuit design through academic coursework or personal projects is a plus.
  • Basic computer skills and willingness to learn specialized engineering tools.
  • Attention to detail, analytical thinking, and problem-solving skills.
  • Ability to work effectively in a collaborative engineering environment.
  • Good communication skills and a proactive approach to learning.

Nice to haves:

  • Exposure to CMOS technology, semiconductor devices, or microelectronics.
  • Background in basic analog circuit concepts, including amplifiers, current mirrors, and differential pairs.
  • Academic or personal projects involving electronics, integrated circuits, or semiconductor design.
  • Exposure to Electronic Design Automation (EDA) tools, such as Cadence Virtuoso, is a plus.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,141,387 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Mexico
Firmware Engineer II 8 hours ago
In office · 3+ years exp · Chihuahua
C++
DevOps
RTOS
Bitbucket
Linux
Management
Jira
Apply
Radar Scientist 7 hours ago
Remote (United States) · Full-Time · 4+ years exp · Bachelor's Degree · United States
Python
C#
C++
DevOps
Linux
Defense
Radar Signal Processing
Apply
Remote (United States) · 3+ years exp · Master's Degree · Albany
Chips/EDA
Photolithography
EUV
Plasma Etch
Statistical Process Control
Apply
In office · Full-Time · 3+ years exp · Bachelor's Degree · Santa Catarina
Java
Java
Maven
Gradle
DevOps
RTOS
Linux
Management
Agile
Scrum
Apply
In office · 2+ years exp · Bachelor's Degree · Tijuana
Python
Verilog
SystemVerilog
QA
Rest-Assured
Apply
Senior Designer 1 day ago
In office · 5+ years exp · Bachelor's Degree · Beijing
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Cadence Voltus
Synopsys StarRC
Apply
Hybrid · 5+ years exp · Moscow
Python
Chips/EDA
Cadence Virtuoso
Ansys HFSS
Keysight ADS
Apply
In office · Bachelor's Degree · Hsinchu
Python
Chips/EDA
Cadence Virtuoso
Siemens Calibre
KLayout
Apply
In office · Bachelor's Degree · Hsinchu
Python
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Synopsys IC Validator
KLayout
Apply
In office · Full-Time · Seongnam
Python
Chips/EDA
Cadence Virtuoso
Apply
≈ $49k – $112k per year (Estimated) · Remote (Mexico) · Full-Time · 5+ years exp · Bachelor's Degree · Mexico
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Apply
Equity · In office · Full-Time · 5+ years exp · Bachelor's Degree · Ottawa
Python
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
ASIC Engineer Intern 10 days ago
In office · Internship · Ottawa
Python
Java
SystemVerilog
DevOps
Git
Linux
Chips/EDA
UVM
Management
Confluence
Agile
Apply
$36k – $48k per year · In office · Full-Time · Bachelor's Degree · Ottawa
Python
Java
C++
Perl
Mobile
JUnit
DevOps
Bitbucket
Gerrit
Linux
TCP/IP
MPLS
Management
Jira
Agile
Waterfall
QA
Pytest
Apply
≈ $60k – $121k per year (Estimated) · In office · Full-Time · Ottawa
Python
JavaScript
Node JS
AI/ML
RAG
DevOps
Git
Analytics
Microsoft Excel
Apply
In office · 4+ years exp · Bachelor's Degree · Mexico
Design
AutoCAD
Energy
ETAP
PowerFactory
Apply
General operator 11 hours ago
In office · Mexico
Apply
Hybrid · Full-Time · 8+ years exp · Mexico
Apply
In office · Full-Time · Associate's Degree · Mexico
DevOps
Linux
Windows
Cybersecurity
Active Directory
Management
Jira
ServiceNow
Apply
$14k – $15k per year · Remote (United States, ET hours) · United States · Chile · Mexico · Honduras · El Salvador
Apply
See all jobs
This is one of many
2,141,387 more open roles from verified company boards, updated every day.