2,082,434open jobs
123,165companies
247,481added this week
Browse all
Salary
$175k – $265k per year
Location
Hybrid (Santa Clara, United States)
Seniority
Staff · 10+ years exp
Visa
H-1B filings in 12 months: 2 · green card filings: 1
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 31, 2026. First seen by Alion on Aug 28, 2026. d-Matrix scores A on the Alion truth index.

Overview
Company
Impact
Profile match
d-Matrix is a semiconductor technology company based in Santa Clara, California, and was founded in 2019. The company develops specialized AI inference hardware and software platforms, including its Corsair platform and 3DIMC architecture, designed to accelerate generative AI workloads in data centers. It operates as a venture-backed enterprise serving global hyperscalers and enterprises with a focus on reducing latency, power consumption, and total cost of ownership for large language models.
Backed by Playground, M12, SAV

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution. Ready to come find your playground? Together, we can help shape the endless possibilities of AI.

Role Overview

As Sr. Staff PCB Design Engineer, you will lead the physical design of the boards that connect d-Matrix's AI silicon to the world. Our "Corsair" platforms push the limits of signal density and power delivery, and you will own layout for high-complexity, high-layer-count PCBAs (20+ layers) - ensuring 112G/224G SerDes signals stay clean and thousands of amps are delivered with minimal loss. Beyond hands-on layout, you will serve as custodian of our Design Methodology, driving the automation, tooling, and constraint management processes that let hardware development scale with precision and speed. You'll partner closely with power, ASIC, and manufacturing teams, and have the autonomy to build layout infrastructure from the ground up.

What You Will Do

  • Lead full-cycle layout for high-complexity AI accelerator cards (PCIe form factors) and system baseboards

  • Architect and manage the Constraint Manager (CM) hierarchy in Cadence Allegro, defining the source of truth for high-speed routing rules and electrical constraints

  • Develop automation scripts (SKILL, Python, or TCL) to streamline layout tasks, DRC checks, and reporting

  • Execute layout for ultra-high-speed interfaces including PCIe Gen5/6, CXL, and custom die-to-die (D2D) interconnects

  • Partner with Power Engineers on PDN strategy, including multi-phase VRM layouts and decoupling capacitor placement for high-TDP ASICs

  • Drive PCB stack-up definition, including advanced low-loss materials (e.g., Megtron 7/8) and hybrid build-ups

  • Serve as primary interface with fabricators and CMs to ensure DFM, DFT, and DFA requirements are met for high-yield production

What You Will Bring

  • BS in Electrical/Electronic Engineering or equivalent practical experience

  • 10+ years of experience in high-speed, high-density PCB layout for servers, networking, or AI accelerators

  • Proficiency in Cadence Allegro Constraint Manager, including T-junctions, differential pair phase-tuning, and Z-axis delay matching

  • Proven ability to write and deploy SKILL scripts or use Allegro's API to automate design audits and layout routines

  • Deep understanding of high-speed routing techniques (back-drilling, via-in-pad, skip-vias) and HDI/ELIC design

  • Proven track record routing 112G SerDes and complex DDR5/HBM interfaces

Preferred Qualifications

  • Experience establishing a Library Management System and standardized footprint/padstack creation processes

  • Familiarity with PLM/PDM integration for managing layout releases and ECO workflows

  • Knowledge of PCB warpage mitigation strategies for large-form-factor ASICs and MCMs

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,082,434 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Santa Clara
$170k – $255k per year · Equity · In office · 15+ years exp · Bachelor's Degree · San Diego
QA
Rest-Assured
SpaceTech
ANSYS
STAR-CCM+
OpenFOAM
Apply
$70k – $111k per year · In office · Full-Time · 2+ years exp · Bachelor's Degree · Redmond
MedTech
ISO 13485
ISO 14971
21 CFR Part 820
EU MDR
CAPA
Apply
$95k – $147k per year · In office · Full-Time · 3+ years exp · Bachelor's Degree · Dallas · Chicago · Nashville · Houston · Atlanta
Analytics
Power BI
Microsoft Excel
Apply
≈ $71k – $134k per year (Estimated) · In office · Full-Time · 5+ years exp · High School Diploma · United States
Apply
$165k – $290k per year · Hybrid · Full-Time · 10+ years exp · Bachelor's Degree · United States
AI/ML
OpenAI
MedTech
CAPA
Apply
Software Developer 4 days ago
$130k – $150k per year · In office · Secret · Full-Time · Associate's Degree · Quantico
Python
Java
SQL
PowerShell
C#
C#
Blazor
AI/ML
Red Teaming
DevOps
Linux
Windows
Apply
≈ $73k – $131k per year (Estimated) · Hybrid · Full-Time · 8+ years exp · Mississauga
Python
AI/ML
Function Calling
LLM
RAG
Semantic Search
DevOps
CI/CD
Apply
≈ $42k – $72k per year (Estimated) · In office · Full-Time · Lille
Python
Bash
DevOps
Ansible
Debian
CI/CD
Docker
Kubernetes
GitLab
Linux
Management
Agile
Apply
$60k – $135k per year · In office · 5+ years exp · Bachelor's Degree · Plano
Python
SQL
AI/ML
AI Agents
RAG
Apply
In office · 5+ years exp · Chennai
Python
Java
PowerShell
Java
Apache Tomcat
DevOps
Splunk
Ansible
OpenShift
CI/CD
AppDynamics
Linux
Windows
Apache HTTP Server
Management
ServiceNow
Apply
$175k – $265k per year · Hybrid · Full-Time · 7+ years exp · Bachelor's Degree · Santa Clara
Design
SolidWorks
SpaceTech
Siemens NX
ANSYS
Apply
$175k – $265k per year · Hybrid · Full-Time · 15+ years exp · Bachelor's Degree · Santa Clara
SpaceTech
GD&T
Apply
$155k – $250k per year · Hybrid · Full-Time · 5+ years exp · Bachelor's Degree · Santa Clara
MATLAB
Apply
Hybrid · Full-Time · 2+ years exp · Belgrade
Python
C++
AI/ML
Quantization
DevOps
Linux
Apply
$195k – $285k per year · Hybrid · Full-Time · 15+ years exp · Bachelor's Degree · Santa Clara
Chips/EDA
Statistical Process Control
Management
Agile
SpaceTech
FMEA
MedTech
CAPA
Apply
≈ $124k – $291k per year (Estimated) · In office · Santa Clara
Python
Perl
AI/ML
Machine Learning
Chips/EDA
Synopsys PrimeTime
Tessent
Life Sciences
Design of Experiments
Apply
≈ $128k – $234k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Santa Clara
Apply
≈ $130k – $237k per year (Estimated) · In office · 3+ years exp · Santa Clara
Perl
Apply
≈ $192k – $388k per year (Estimated) · In office · 10+ years exp · Santa Clara
Perl
Apply
≈ $186k – $417k per year (Estimated) · In office · Santa Clara
Perl
Apply
See all jobs
This is one of many
2,082,434 more open roles from verified company boards, updated every day.