406,988open jobs
14,118companies
78,699added this week
Browse all
Salary
$155k – $250k per year
Location
Remote/Hybrid (Santa Clara, United States)
Seniority
Staff · 5+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
d-Matrix is a semiconductor technology company based in Santa Clara, California, and was founded in 2019. The company develops specialized AI inference hardware and software platforms, including its Corsair platform and 3DIMC architecture, designed to accelerate generative AI workloads in data centers. It operates as a venture-backed enterprise serving global hyperscalers and enterprises with a focus on reducing latency, power consumption, and total cost of ownership for large language models.

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution. Ready to come find your playground? Together, we can help shape the endless possibilities of AI.

Role Overview

d-Matrix is looking for a Staff Analog Design Engineer to lead analog-mixed signal IC design for our next-generation AI inference accelerators. This role owns circuit design for two critical subsystems: our in-memory-compute engine and the die-to-die serial interface that enables scale-out. You will drive design from schematic through silicon bring-up, guiding layout engineers working in deep sub-micron process nodes (7nm and below) and ensuring designs meet low-power performance targets across process-voltage-temperature corners. You will partner closely with layout engineers, backend/digital integration teams, and cross-site colleagues to deliver silicon-ready designs. This is a high-impact role for someone who wants to shape the analog foundations of state-of-the-art AI hardware.

What You Will Do

  • Design analog-mixed signal circuits using industry-standard tools such as Cadence and Synopsys

  • Develop schematic-level circuit designs and conduct system-level performance analysis

  • Build test benches to support simulation and verification, including Monte Carlo yield analysis across PVT corners

  • Guide layout engineers on circuit layout in deep sub-micron process nodes (7nm and below), including hands-on minor layout adjustments as needed

  • Partner with backend engineers to integrate design and layout, and provide circuit models to support backend verification

  • Support testboard design for silicon bring-up, bench debug, and characterization

  • Build scripts to support silicon bring-up and test feature validation

What You Will Bring

  • BS, MS, or PhD in Electrical Engineering with 5+ years of related professional experience in high-speed circuit design (e.g., phase interpolators, clocking, PLL design)

  • Experience with schematic capture, SPICE simulation, and Monte Carlo simulation

  • Experience with circuit layout, extraction, and back-annotated simulation

  • Experience with channel modeling using MATLAB or similar tools

  • Strong cross-functional communication and collaboration skills, with the ability to work effectively across distributed, cross-site teams

  • Strong analytical and problem-solving skills, with the ability to manage multiple priorities in a fast-paced environment

Preferred Qualifications

We'd be excited about candidates with deep expertise in any one of the following areas:

  • SerDes verification & characterization - building/maintaining analog verification infrastructure (testbenches, regressions, Monte Carlo campaigns), migrating blocks across process nodes, or reliability analysis (EM, IR drop, ESD/latch-up)

  • Clocking & CDR - ownership of a low-jitter PLL, phase interpolator, or CDR loop through silicon at 25 Gbps+ per lane, including bang-bang/baud-rate/DSP-assisted CDR architectures

  • TX/RX datapath - high-speed driver or receive front-end design (CTLE, VGA, samplers), DFE/FFE equalization, or PAM4/DSP-based receiver architectures

  • Die-to-die interconnect experience (UCIe, BoW, or proprietary D2D PHY), familiarity with relevant specs (OIF CEI-112G/224G, IEEE 802.3, PCIe Gen6/7), or standards body participation

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
406,988 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Santa Clara
Fluids Analyst 4 days ago
$130k – $190k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Washington
MATLAB
Python
MATLAB
Simulink
AI/ML
NumPy
TPU
Apply
$15k – $36k per year (Estimated) • In office • Bachelor's Degree • Moscow
Bash
MATLAB
Python
Apply
$15k – $36k per year (Estimated) • In office • Bachelor's Degree • Moscow
MATLAB
Python
MATLAB
Simulink
Cybersecurity
Tcpdump
Wireshark
Apply
In office • Internship • Ho Chi Minh City
C++
MATLAB
Perl
Python
MATLAB
Simulink
Apply
In office • Internship • Ho Chi Minh City
C++
MATLAB
Python
C
MATLAB
Simulink
C
Embedded C
Apply
$175k – $285k per year • In office • Full-Time • 6+ years exp • Santa Clara
C++
Python
AI/ML
Multimodal AI
Apply
$155k – $250k per year • Remote/Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • Santa Clara
MATLAB
Python
Verilog
Chips/EDA
Cadence Virtuoso
Apply
$155k – $250k per year • Remote/Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara
MATLAB
Python
Verilog
Chips/EDA
Cadence Virtuoso
Apply
$195k – $285k per year • Remote/Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Santa Clara
C++
Python
AI/ML
CUDA
CUDA Toolkit
JAX
LLM
ONNX
Quantization
SGLang
TensorRT
TensorRT-LLM
Triton
vLLM
Mixture of Experts
Apply
Remote/Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Taipei
Python
Apply
$221k – $387k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Santa Clara
DevOps
Incident Management
Management
ServiceNow
Apply
$56k – $94k per year • In office • Contractor • Santa Clara
Apply
$64k – $74k per year • In office • Contractor • Santa Clara
Apply
$56k per year • In office • Contractor • Santa Clara
Apply
$84k – $94k per year • In office • Contractor • Santa Clara
Apply
See all jobs
This is one of many
406,988 more open roles from verified company boards, updated every day.