2,047,442open jobs
122,794companies
240,919added this week
Browse all
Salary
≈ $26k – $60k per year (Estimated)
Location
In office (Bengaluru, Pune)
Seniority
Principal · 15+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Aug 27, 2026. GlobalFoundries scores B on the Alion truth index.

Overview
Company
Impact
Profile match
GlobalFoundries is a semiconductor foundry headquartered in Malta, New York, near Albany, that manufactures chips for other companies on FD-SOI, FinFET, RF, silicon germanium, silicon photonics, power and GaN process technologies, and also offers MIPS processor designs. Founded in 2009 and listed on Nasdaq, it runs fabs in New York, Vermont, Dresden and Singapore with engineering and design centres in Austin, Santa Clara, Bengaluru and Penang. It hires process, equipment, yield and tapeout engineers, maintenance technicians and apprentices, field application engineers and interns in engineering and finance.

Principal SoC Design Lead

About GlobalFoundries

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Build the Next Generation of Advanced Sensor Platforms at GF

At MIPS by GF Custom Silicon Business, we are developing highly integrated Advanced Sensor Platform solutions that combine compute, signal processing, connectivity, security, safety, and software into differentiated semiconductor products for our customers.

Our teams span architecture, modeling, RTL development, verification, physical implementation, software, test, and product engineering. We bring together experts from multiple disciplines to solve challenging power, performance, area, safety, security, and cost optimization problems while delivering highly scalable and reusable platform solutions.

Introduction:

The Principal SoC Design Lead is responsible for the architecture, microarchitecture, integration, and delivery of complex SoCs for Smart Analog & Sensor products. This individual serves as the technical leader for one or more SoC programs, driving IP integration, subsystem development, RTL quality, and cross-functional execution from concept through silicon.

The role requires strong expertise in processor-based SoCs, subsystem architecture, RTL development, and SoC integration, combined with the ability to lead technical teams across multiple disciplines.

We are seeking seasoned SoC Design / RTL Lead who combines strong architectural vision with deep hands-on RTL experience. The successful candidate will play a pivotal role in defining and delivering next-generation platform architectures that enable multiple customer products and future derivatives.

Join us and put your skills, insight, and passion to redefine what’s possible.

Key Responsibilities

As a SoC Design / RTL Lead, you will own or participate in the following:

  • Definition and ownership of SoC architecture spanning processing subsystems, memory hierarchy, NoC/interconnect, clocking, reset, interrupt and event infrastructure, interfaces, and peripherals.

  • Development of microarchitectural specifications from architectural exploration through implementation-ready design specifications

  • Ownership of system-level performance, power and area tradeoffs

  • Definition and integration of subsystem interfaces across compute, datapath, safety, security, software and peripheral domains

  • Technical leadership of RTL implementation teams and convergence of architecture into production-quality RTL

  • Collaboration with verification, DFT and physical design teams to achieve project objectives

  • Contribute to platform roadmaps and reusable SoC architectures

  • Review microarchitecture and RTL implementation of critical blocks.

  • Drive issue resolution across architecture, RTL, DV, DFT, and Physical Design teams.

  • Evaluate, select, and integrate internal and third-party IP and establish IP reuse methodologies

  • Drive closure of functionality, timing, power, and integration objectives.

  • Support post-silicon debug and root-cause analysis.

  • Mentor RTL and integration engineers.

  • Lead technical reviews and design signoffs.

  • Influence engineering methodology and best practices across the organization.

Key responsibilities

SoC Architecture & Planning

  • Define SoC and subsystem architectures aligned with product requirements.

  • Drive hardware partitioning across processors, accelerators, memories, and peripherals.

  • Lead architecture tradeoff analyses covering performance, power, area, safety, and scalability.

  • Contribute to platform roadmaps and reusable SoC architectures.

RTL & Integration Leadership

  • Lead development of complex RTL subsystems and top-level integration.

  • Define SoC integration methodologies and quality standards.

  • Review microarchitecture and RTL implementation of critical blocks.

  • Drive issue resolution across architecture, RTL, DV, DFT, and Physical Design teams.

IP Strategy

  • Evaluate, select, and integrate internal and third-party IP.

  • Establish IP reuse methodologies across multiple product generations.

  • Ensure robust SoC assembly and subsystem interoperability.

Silicon Execution

  • Lead execution from specification through tapeout and silicon bring-up.

  • Drive closure of functionality, timing, power, and integration objectives.

  • Support post-silicon debug and root-cause analysis.

Technical Leadership

  • Mentor RTL and integration engineers.

  • Lead technical reviews and design signoffs.

  • Influence engineering methodology and best practices across the organization.

Minimum Qualifications

  • Minimum BS and 15+ years of relevant industry experience

  • Experience architecting and delivering complex SoCs

  • Experience with memory hierarchies, NoCs, bus architectures and system integration

  • Expertise in RTL development using Verilog or SystemVerilog

  • Experience with architecture-performance-power-area tradeoff analysis

Preferred Qualifications

  • Experience with automotive or safety-critical systems

  • Experience with multicore systems

  • Experience with security and functional safety architectures

  • Experience leading cross-functional engineering teams

  • Experience with advanced implementation and signoff flows

GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.

All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.

Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,047,442 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $21k – $48k per year (Estimated) · In office · Full-Time · Bengaluru
Apply
≈ $36k – $82k per year (Estimated) · Hybrid · Full-Time · 14+ years exp · Bachelor's Degree · Bengaluru
Python
C++
DevOps
Linux
Apply
≈ $36k – $82k per year (Estimated) · Hybrid · Full-Time · 14+ years exp · Bachelor's Degree · Bengaluru
Python
C++
DevOps
Linux
Apply
≈ $54k – $104k per year (Estimated) · In office · Full-Time · 6+ years exp · Bachelor's Degree · Bengaluru
Apply
≈ $32k – $68k per year (Estimated) · In office · Full-Time · 7+ years exp · Bengaluru
AI/ML
Claude Code
Apply
Lead RTL Engineer 9 days ago
≈ $28k – $65k per year (Estimated) · In office · 12+ years exp · Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $20k – $48k per year (Estimated) · In office · Full-Time · 1+ year exp · Bachelor's Degree · Bengaluru
Verilog
SystemVerilog
Apply
≈ $40k – $77k per year (Estimated) · In office · 15+ years exp · Bengaluru
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
UVM
Xilinx Vivado
Cadence Sigrity
PetaLinux
HyperLynx
SpaceTech
ECSS
Apply
≈ $27k – $60k per year (Estimated) · In office · 10+ years exp · Bengaluru
Verilog
C++
VHDL
C++
LLVM
AI/ML
CUDA
Frontend
Sass
DevOps
RTOS
eBPF
Linux
Chips/EDA
Formal Verification
IoT
FreeRTOS
Apply
Lead RTL Engineer 9 days ago
≈ $31k – $70k per year (Estimated) · In office · 7+ years exp · Bengaluru
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
≈ $23k – $53k per year (Estimated) · In office · Full-Time · 11+ years exp · Bachelor's Degree · Hyderabad
Python
C++
SystemVerilog
Perl
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $25k – $54k per year (Estimated) · In office · Full-Time · 12+ years exp · Bachelor's Degree · Hyderabad
Verilog
SystemVerilog
SpaceTech
DO-254
Apply
≈ $25k – $56k per year (Estimated) · In office · 12+ years exp · Bachelor's Degree · Bengaluru
AI/ML
AI Agents
Cybersecurity
Shift-Left Security
Apply
≈ $27k – $57k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
Sr Engineer Design 2 months ago
≈ $18k – $46k per year (Estimated) · In office · Full-Time · 2+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
SystemVerilog
Perl
DevOps
Git
Unix
Apply
Implementation 1 day ago
≈ $18k – $42k per year (Estimated) · In office · 3+ years exp · Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
FPGA Developer 1 day ago
≈ $17k – $38k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
Apply
≈ $17k – $39k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Cadence Conformal
Synopsys Formality
Apply
Emulation 1 day ago
≈ $17k – $40k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
DevOps Engineer 1 day ago
Hybrid · Full-Time · Bengaluru
Python
SQL
PowerShell
Databases
Oracle
DevOps
Splunk
Prometheus
Azure
CI/CD
AWS
Grafana
Incident Management
Management
ITIL
Apply
See all jobs
This is one of many
2,047,442 more open roles from verified company boards, updated every day.