Designer
Apply now
Similar jobs
Location
In office
Seniority
Junior · 2+ years exp
Confirmed on the employer's own hiring board on Sep 27, 2026. First seen by Alion on Sep 25, 2026.
Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.
Job Summary
B.Tech / M.Tech with 2 to 4 years of experience exclusively in DFT.
Strong Digital and STA, VLSI flow, Verilog, Scripting concepts.
"Block or Sub-system level:
Key Responsibilities
Hands-on experience to do scan insertion, ATPG DRC, Coverage Analysis, Pattern Generation/Simulation.
Should have expertise on Simulation debug No-timing/Timing."
"Block or Sub-system level:
Skill Requirements
Hands-on Experience to do MBIST Verification, DFX feature verification, Pattern generation."
Working knowledge of JTAG, iJTAG, ICL, PDL etc.
Good at Communication, self driven VLSI professional
Other Requirements
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
826,646 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
In your city
Internship - Automotive Radar R&D (f/m/div)
1 hour ago
≈ $51k – $132k per year (Estimated) • In office • Internship • Linz
Apply
Internship - Lab Verification Engineer (f/m/div)
2 months ago
≈ $52k – $133k per year (Estimated) • In office • Internship • Master's Degree • Villach
Python
C#
C++
MATLAB
Apply
≈ $48k – $113k per year (Estimated) • Hybrid • Master's Degree • Duisburg
Apply
Principal Kernel Engineer
23 days ago
≈ $84k – $174k per year (Estimated) • In office • Full-Time • 10+ years exp • Cambridge
AI/ML
AI Agents
LLM
Mobile
HarmonyOS
DevOps
eBPF
Linux
Apply
Verification Engineer
2 days ago
≈ $33k – $85k per year (Estimated) • In office • Full-Time • Bucharest
Python
C++
Perl
Apply
FPGA Firmware Engineer
12 hours ago
≈ $90k – $181k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Herndon
Verilog
SystemVerilog
VHDL
AI/ML
OpenCL
DevOps
Linux
Management
Agile
Scrum
Apply
Apply
≈ $70k – $151k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Reading
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
ASIC Digital Design, Sr Manager-18780
1 day ago
≈ $54k – $117k per year (Estimated) • In office • 15+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
In office • 5+ years exp • Bachelor's Degree
Python
Verilog
Perl
Apply
Apply
Apply
In office
C++
C++
Qt
DevOps
Rest API
Git
Linux
DNS
DHCP
Robotics
GStreamer
IoT
MQTT
Apply
Senior Technical Architect
2 days ago
In office • 14+ years exp
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
Senior Designer
2 days ago
In office • 3+ years exp
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
This is one of many
826,646 more open roles from verified company boards, updated every day.