2,091,267open jobs
128,463companies
244,077added this week
Browse all
Salary
≈ $24k – $54k per year (Estimated)
Location
In office (India)
Seniority
Staff

Confirmed on the employer's own hiring board on Nov 4, 2026. First seen by Alion on Oct 30, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

The Senior RTL Design Lead is responsible for overseeing multiple design teams, establishing organizational design standards, and driving innovation within the RTL design process. This role is critical in ensuring that design efforts significantly contribute to achieving business objectives by creating user-friendly, intuitive, and high-quality design solutions.

Key Responsibilities

1. Utilize Advanced Rtl Design Techniques And Tools, Such As Verilog And Vhdl, To Create Efficient And Optimized Hardware Designs That Align With User Requirements And Business Goals.

2. Lead And Mentor A Team Of Rtl Designers, Providing Technical Guidance And Ensuring The Successful Delivery Of High-Quality Design Solutions That Adhere To Project Timelines And Specifications.

3. Present And Articulate Design Concepts, Strategies, And Solutions To Stakeholders, Playing A Pivotal Role In Shaping The Overall Design Vision And Ensuring Alignment With Organizational Objectives.

4. Conduct Regular Reviews Of Design Processes And Methodologies, Integrating Industry Trends And Emerging Technologies To Drive Innovation And Enhance Design Excellence.

Skill Requirements

1. Advanced Proficiency In Rtl Design Using Verilog And Vhdl.

2. Solid Knowledge Of Digital Design Principles And Methodologies.

3. Familiarity With Simulation Tools Such As Modelsim And Synthesis Tools Like Synopsys Design Compiler.

4. Strong Understanding Of Design Verification Processes And Tools, Including Uvm And Systemverilog.

Other Requirements

1. Certification In Rtl Design Or Equivalent (Optional But Valuable).

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,091,267 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
India
In office · 12+ years exp · Bachelor's Degree · Chennai
Python
C++
DevOps
Linux
Apply
In office · Kochi
Verilog
SystemVerilog
VHDL
Chips/EDA
Synopsys Design Compiler
Siemens ModelSim
Xilinx Vivado
Apply
Senior Design Lead 2 hours ago
In office · 5+ years exp · Bachelor's Degree · Chennai
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
In office · 12+ years exp · Bachelor's Degree · Bengaluru
Verilog
Perl
Chips/EDA
Synopsys DFTMAX
Apply
In office · 12+ years exp · Bachelor's Degree · Bengaluru
Verilog
Perl
Chips/EDA
Synopsys DFTMAX
Apply
In office · Full-Time · Bachelor's Degree · San Jose
Python
Verilog
SystemVerilog
Perl
DevOps
HPC
TCP/IP
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys SpyGlass
Apply
In office · Internship · Bachelor's Degree · Sunnyvale
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Claude Code
OpenAI Codex
DevOps
Git
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
$185k – $240k per year · In office · 3+ years exp · Bachelor's Degree · San Jose
Python
Verilog
SystemVerilog
Perl
AI/ML
NVLink
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
UVM
Cadence Genus
Cadence Tempus
Apply
Jr Software Engineer 11 hours ago
$75k – $95k per year · In office · TS/SCI · Bachelor's Degree · Beavercreek
Python
Verilog
C++
VHDL
C++
CMake
AI/ML
Computer Vision
DevOps
Git
Linux
Chips/EDA
Xilinx Vivado
Vitis
Apply
Software Engineer 11 hours ago
$95k – $140k per year · In office · TS/SCI · 3+ years exp · Bachelor's Degree · Beavercreek
Python
Verilog
C++
VHDL
C++
CMake
AI/ML
Computer Vision
DevOps
CI/CD
Git
Linux
Chips/EDA
Xilinx Vivado
Vitis
Apply
In office · 5+ years exp · Bengaluru
Chips/EDA
Synopsys HSPICE
Ansys SIwave
Apply
Senior Designer 2 days ago
In office · 3+ years exp · Chennai
Chips/EDA
Altium Designer
Cadence Allegro
OrCAD
CAM350
Apply
In office · Bengaluru
Python
C++
Apply
In office · 17+ years exp · Bengaluru
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
≈ $25k – $56k per year (Estimated) · In office · Bengaluru
Apply
Hybrid · Full-Time · 4+ years exp · India
Apply
Hybrid · Full-Time · 4+ years exp · India
JavaScript
Java
Java
Spring Framework
Spring Boot
Frontend
React.js
DevOps
Rest API
OpenShift
CI/CD
Git
Docker
Kubernetes
Management
Jira
Apply
Remote (India) · Full-Time · 3+ years exp · Bachelor's Degree · India
Management
Service Desk
Apply
Remote (India) · Full-Time · Bachelor's Degree · India
Management
Service Desk
Apply
In office · India
Apply
See all jobs
This is one of many
2,091,267 more open roles from verified company boards, updated every day.